ldasystem.com · 2014. 8. 2. · ldasystem.com

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Title

Size Document Number Rev

Page Modified: Sheet of(UTC/GMT)

Hon Hai Precision Industry Co. Ltd.

PM_AMD 0.1

TABLE OF CONTENTS

Foxconn eMS Inc.HNBD R&D phone: +886-2-2799-6111

C1 68Wednesday, August 26, 2009 18:39:11

Title




PM_AMD 0.1

TABLE OF CONTENTS



Title




PM_AMD 0.1

TABLE OF CONTENTS



Design byP. Leader Check by

P02 : SYSTEM BLOCK DIAGRAMP03 : CLOCK MAPP04 : POWER DELIVERY CHARTP05 : POWER SEQUENCY DIAGRAMP06 : POWER SEQUENCE CHARTP07 : SMBUS&I2C MAPP08 : RESET SIGNAL MAPP09 : EXTERNAL CLOCK GENERATORP10 : S1G4 HT I/FP11 : S1G4 CTRL & DEBUGP12 : S1G4 DDRIII MEMORY I/FP13 : S1G4 PWR & GNDP14 : RS880M-HT LINK I/FP15 : RS880M-PCIE I/FP16 : RS880M-SYSTEM I/FP17 : RS880M-SPMEM/STRAPSP18 : RS880M-POWERP19 : SB820-PCIE/PCI/CPU/LPC

P35 : EC+KBC (IT8502E)

P36 : EC Flash ROM/SPIP37 : Audio (CODEC_ALC270)P38 : Audio (SPK+AMP)P39 : Audio (MUTE)P40 : Audio (JACK+AMP)P41 : LAN(RTL8103EL)P42 : RJ11P43 : USBx2P44 : USB DBP45 : Card ReaderP46 : Mini-PCIe(WLAN)P47 : MOUNTING HOLEP48 : SATA HDD/ODD

P20 : SB820-GPIO/USB/AZ/RGMIIP21 : SB820-SATA/IDE/HWM/SPIP22 : SB820-POWER & DECOUPLINGP23 : SB820-STRAPS

P50 : LVDSP51 : HDMI

P49 : CRT

P52 : Discrete GPU OptionP53 : Camera

P24 : DDR3(SO-DIMM_0) 1/2_MP25 : DDR3(SO-DIMM_1) 2/2_M

P54 : BlueTooth

P26 : VGA_S3 (PCI-E) 1/6P27 : VGA_S3 (STRAP) 2/6P28 : VGA_S3 (IO) 3/6P29 : VGA_S3 (DDR3) 4/6P30 : VGA_S3 (DP) 5/6P31 : VGA_S3 (POWER) 6/6P32 : VRAM (DDR3) 1/3P33 : VRAM (DDR3) 2/3P34 : VRAM (BYPASS) 3/3

P56 : Power Button Board/LEDP57 : PWR_DCIN & Battery

P55 : FAN/Thermal Sensor

P58 : PWR_Charger MAX8731AETIP59 : 5V/3.3V MAX17020P60 : Vcore MAX17480P61 : +V1.1A TPS51117P62 : +V1.8S NB634P63 : 1.5VDDR3 +0_75V TPS51116P64 : VPCIE +VDDA_CPUP65 : PWR_Others power planeP66 : +VDDR_NB / VLDT/ NB634P67 : ATVDD TPS51217P68 : +VCCNB TPS51117

TABLE OF CONTENTS

http://laptop-motherboard-schematic.blogspot.com/

1

1

2

2

3

3

4

4

5

5

6

6

7

7

8

8

A A

B B

C C

D D

Title




PM 0.1

SYSTEM BLOCK DIAGRAM


Custom2 68Wednesday, August 26, 2009 18:39:11

Title




PM 0.1




Title




PM 0.1




LANRealTekRTL8103EL (10/100)

USB2.0

LVDSLVDSConn.

HDMI

CRTCRTConn.

SATA

RJ45

Keyboard

VGA Webcam (F2.8 lens)Seti 100B;OmniVision OV7670;Micron MI-366;

SO-DIMM 0800/1066 MHZDDR(III)

SO-DIMM 1800/1066 MHZDDR(III)

CODECRealTekALC270-GR

800/1066 MHZPCIe X16

SMBus

SATA : HDD

Thermal SensorEMC1422-1-ACZL

Ext. Mic In Jack

KBC ROM2MB

SPI

AMDS1G4

PWM

HDA

North BridgeRS880M/RX881

EmbeddedController

ITE IT8502E

Headphone Jack

LPC

800/1066 MHZ

FAN

LidSwitch

TransformerDELTALFE8456A-R

USB 2.0 (2 amp) x1

CLK GenIDT9LPRS480

14.318MHZX,TAL

USB2.0

GPUAMD/ATiPark LP64bit

GPIO

Card ReaderRealTekRTS5159

5-IN-1ComboConnector

Touch PAD

KBMX

HDMIConn.

PCIe

MDC ModemHDA RJ11

Option

BlueTooth Module

Analog Mic x1With Pre-Amp

Int. Speaker x2

Option

Option

SATA : ODD

PowerButton

VRAMx464Mx16DDR3

HT

PS/2

BufferLevel ShifterESD

P9

P10

P14

P26

P27

P28

P34

P37

P39

P40

P39

P42

P42

P43

P44P45USB 2.0 (2 amp) x2

WLAN or WLAN+BT Half Size Mini-Card

PCIe

Option

Discrete GPU Option

P47

P50

P50

P56

ChargerMAX8731AETI

Battery Pack System

Adapter 19V

P55

P52

P51

P53

P51

P59

P59 P60

P57

P57

P58

P37

P37

P37

P38

P54

P46

P19

South BridgeSB820

A-Link

DDR3Side Port

128MB

P17


5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Title




PM 0.1

CLOCK MAP



Title




PM 0.1

CLOCK MAP



Title




PM 0.1

CLOCK MAP



MEM

_MA

_CLK

1_P/

NM

EM_M

A_C

LK7_

P/N

MEM

_MB

_CLK

1_P/

NM

EM_M

B_C

LK7_

P/N

CPU_CLKP/N

A-L

INK

PCIE_RCLKP/N

FOR SATA

EXT CLK MODE

SATA_X1

SATA_X2

25M

_X1

25M

_X2

DNI

PORT0:WLAN

PORT1:WWAN

BCM57760A0KMLGPCIE GPP I/F (RS880M, 1 LANE)

100MHZPCIE_USB30_CLKP/N

GPPSB_REFCLK 100M DIFF

100M DIFF(IN/OUT)*

HT_REFCLKP

RS880MNB CLOCK INPUT TABLE

NC or 100M DIFF OUTPUT

* RS880M can be used as clock buffer to output two PCIE referecence clocksBy deault, chip will configured as input mode, BIOS can program it to output mode.

100M DIFF

100M DIFF

14M SE (1.1V)

NB CLOCKS

vref

HT_REFCLKN

REFCLK_P

REFCLK_N

GFX_REFCLK

GPP_REFCLK

GPP_REFCLK

KBC_OSC

SB_OSC DNI

LPCCLK0

LPCCLK1

RTCCLK

25M Hz

PSOT CODE LED

SPCI MICTOR

KBC1100LSMSC_CLK33MHZ

PCI_CLK033MHZ

48MHZ

PCICLK1

STRAPS SETTING,UNUSED CLOCKS

PCICLK2PCICLK3PCICLK4

CLK_48M_USB

PCI_CLK4

PCI_CLK2PCI_CLK3

33MHZ

SB_25MHz_PHY14M_25M_48M_OSC

SPI ROM & HEADERSPI_CLKxxHZSPI_CLK

GBE_RXCLKGBE_TXCLK

GBE_TX/RXCLK

AZ_BIT_CLKAZ_BITCLK

LPC_CLK0 LPC BIOS & HEADER

USBCLK

33MHZLPC_CLK1

33MHZ

CLK_REQ in CLK GEN

RS880MN

B_G

FX_R

EFC

LKP/

N10

0MH

Z

GPP

REF

_CLK

100M

HZ

EXT_PCIE_PE0_CLKREQ#

HT_

REF

CLK

P/N

100M

HZ

NB

_OSC

EXT_PCIE_PE1_CLKREQ#

EXT_PCIE_LAN_CLKREQ#

PCICLK0

14.3

18M

HZ

100MHZGFX_CLKP/N

SIG4 CPU

A_S

OD

IMM

EXTERNAL CLOCK MODEN

BLI

NK

_RC

LKP/

N10

0MH

Z

100MHZ

AMD

AMD NORTHBRIDGE

CLOCK GENERATOR

EXTERNALAMD SB800200MHZ

HD AUDIO24MHZ

25M Hz

32.768K Hz

14.31818MHz

SBSRC_CLKP/N

B_S

OD

IMM

1066

MH

Z

1066

MH

Z

SPM_CLK SIDE PORT MEMORY CHIPxxxMHZ

100MHZ

PCIE_1394_CLKP/N100MHZ

PCIE_DT_CLKP/N

100MHZ

PCIE_PE0_CLKP/N

PCIE_PE1_CLKP/N

100MHZ

100MHZ

PCIE_EXPCARD_CLKP/N

MINIPCIE SLOT (RS880M, 1 LANE)

PCIE_PE2_CLKP/N

100MHZ

MINIPCIE SLOT (SB800, 1 LANE)

PCIE_LAN_CLKP/N

100MHZ

MINIPCIE SLOT (SB800, 1 LANE)100MHZ

PCIE_PE3_CLKP/NPORT3:WLANEXT_PCIE_PE3_CLKREQ#


5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Title




PM_AMD 0.1

POWER DELIVERY CHART



Title




PM_AMD 0.1




Title




PM_AMD 0.1




For system power enable.

+V5ASI7716ADN-T1-GE3

+V12A +V12S

+V3.3AL

+V12S

+V3.3A/6A/4.8ASI7716ADN-T1-GE3

EC_ALW_EN

BT+

NTMFS4841NHT1G+V1.1A +V1.1S/10A/8A

Linear Control signalSwitching

VRM_PWRGD

Power Rail

MPS NB634For +V1.8S

SLP_S3#_3REN

+V1.8S/3A/2.4A

PGOOD

+V1.8S

+V1.5

in S0~S1

in S0~S5

in S0~S1

in S0~S1

in S0~S5

in S0~S5

1.1V 1.0V

in S0~S1

in S0~S5

in S0~S1

+V12SSI7716ADN-T1-GE3

+V3.3S/4A/4A+V3.3A

BUMP

+V3.3S_DELAY/0.5A/0.5A

FDN340P_NLSLP_S3#_3R

+V5S/4A/4A

SLP_S3#_3R

+V1.1A_PG

+V3.3A

SI7716ADN-T1-GE3

+V0.75S/1A/1A

+VPCIE/2.5A/2AAPL5930

+V1.5S/5A/4A

in S0~S1

in S0~S1

in S0~S1

TLV431ASNT1G+V1.5A/0.006A/0.006A

in S0~S1

in S0~S3

in S0~S1

in S0~S1

in S0~S1

in S0~S1

in S0~S1

FDN340P_NL+V1.8S

EN

MPS NB634For +VDDR_NB

+VDDR_NB/2A/2A

PGOODVDDA_PWRGD

VRM_PWRGD

AUX_EN EN1(+V3.3AL)

+VCC_NB/10A/8A

S5

+V1.5/10A/8A

EC_ALW_EN

MPS NB634For +VLDTEN

MAXIM+V5A/+V3.3AL MAX17020For System Power

EN1(+V5A) VREG5

VRM_PWRGD PGOOD

VDDA_PWRGD

TITPS51117For +V1.1A

SHDN#PWRGD

MAXIMMAX17480FOR +VCC_CORE/NB_RUN

+VCC_CORE/38A/30A

PGOOD

+V5A/7A/5.6A

+V5A

+V1.1A/10A/8A

EN

PWR_ChargerBattery ChargerSwitch Mode MAX8731AETI

+VLDT/4A/3.2A

Adaptor19.5V90W/65W

ACPRES

Battery Pack 3S2P/3S3P

ADAPT_OC_IINP

S3

TITPS51116DSCRFor +V1.5 DDR3 +V0.75S

+V3.3AL/6A/4.8A

+VBAT

5.5A/4.6A

VRM_PWRGD

SLP_S3#_3R

SLP_S4#_3R

+VDDNB_CPU/4A/4A

TITPS51117DSCRFor +VCCNB

+VDD_CORE/10A/8A

0.9~1.2V

1.1~1.1V

TITPS51217DSCRFor +VDD_CORESLP_S3#_3R


5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Title




PM 0.1

POWER SEQUENCY DIAGRAM



Title




PM 0.1




Title




PM 0.1




ECSMSC

+3.3VALW

MAX1533

+3.3VDUAL

+5VDUAL

MAX8717+1.1VEN

+1.1VDUAL

+1.8V

VDD_DUAL_EN_EC

V3V5_DUAL_PWRGD

+1.1DUAL_PWRGD

1 2

3

4PWR_BTN#_EC

SB800 SLP_S5#5 MAX8632

VDDIO_SUS

VTT

SLP_S3#5

5

SLP_S3# SWITCH

+5V

+3.3V

MAX1935LDO

6

EN

CPU_VDDA_RUN7

MAX 17009VDDA_PWRGD8

MAX 8792

AOZ1024

CPU_VDD_RUN

CPU_VDDNB_RUN

CPU_VDDR

PWRGD

PWRGD

9

10

PWRGD

PWRGD

MAX8775VRM_PWRGDVCC_NB

VLDT

+1.8VEN

5

SWITCHVRM_PWRGD+1.1V

PWRGD

101V8_PWRGD

9

9

SWITCH(OPTION)

VDDIO_SUS +1.5V

MAX1714

+1.5V

1V8_PWRGD

1V8_PWRGD

VRM

_PWR

GD +1.1VDUAL

+5VDUAL

+3.3VDUAL

Power on Sequence required:

SB800:1, +3.3VDUAL ramp before +1.1VDUAL2, +3.3V ramp before +1.8v3, +1.8V ramp before +1.1v4, +3.3v ramp before +1.1v5, +3.3VALW_R ramping down time > 300us6, 50uS

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Title




PM 0.1

POWER SEQUENCY TIMING



Title




PM 0.1




Title




PM 0.1




+1.5V

DUAL RAILS

RSMRST#delay

Battery inserted/AC IN

GR

OU

P A

GR

OU

P B

1)+1.5V SWITCH TO +1.5VDUAL 2)LASSO_PWRON 3)LPCPD# for TPM 4) TO SB&KBCSB_PWRGD

>1 mS Req.

+5V/+3.3V

+1.8V

CPU_VDDIO_SUS

MEM_VTTMEM_VREF

SLP_S3#

(CPU_VDDA_2.5_RUN)

VDDA_PWRGD

CPU_VDD_RUN

VRM_PWRGD

CPU_VDDNB_RUN

CPU_VDDR

CPU_CLKP/N running

CPU_LDT_RST#

CPU_PWROK

to S3

A_VBAT

+VIN/+12V_HD

+5VALW/+3.3VALW

AC_OK(ACIN detect)

AC not present scenario = LOW AC present= high

VDD_DUAL_EN_EC

20mS

SLP_S5#

+5VDUAL/+3.3VDUAL/+1.5VDUAL/+1.1VDUALWhen IMC, always on at all time( always PWR)

Power button pressed

+1.1V

VCC_NB

VLDT

PWR_BTN#_HWPWR_BTN#_SB

KBC is powered byA_VBAT & +3.3VALW

LDO:5.4V (from DCIN)

KBC is ready

VDD_DUAL_EN

CPU_THM/SB/SB_SCL1/2SB_KB/SPI/LPC ROM PWRS

V3V5DUAL_PWRGD 1V1DUAL_PWRGDSYSTEM_DUAL_PG_DELAY

PWR_BTN#_ECPower button from EC to SB

VTT only will be shut down in S3 mode, and VTT for DDR3 SODIMM only.

VDRAM_PWRGD

RUN_EN_HIGH RUN_EN_LOWVDD_BOOST_LOW

+2.5V_LDO

CPU MEM CTL &DDR3 SODIMM PWRS

RC=0

RC=0

RC=0

RC=~4.7ms

RC=~22ms

+1.2V_PWRGD

RC=0

1V8_PWRGD

VRM_PWRGD AND 1V8_PWRGD

VCC_NB should not ramp before 1.1v

1V5_PWRGD/DNI+1.2V_PWRGD

SLP_S3#SYS_RST#

KBC_GPIO77/DNI

1V1DUAL_PWRGD

Power on Sequence required:

SB800:1, +3.3VDUAL ramp before +1.1VDUAL2, +3.3V ramp before +1.8v3, +1.8V ramp before +1.1v4, +3.3v ramp before +1.1v5, +3.3VALW_R ramping down time > 300us6, 50uS

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Title




PM 0.1

SMBUS&I2C MAP



Title




PM 0.1

SMBUS&I2C MAP



Title




PM 0.1

SMBUS&I2C MAP



Place under DDR

TEMPSENSOR(Q600)

S0

S0

ON

ON

ON

S0

ON

S1

ON

ON

G0

G0

caches snoopable

OFF

Global

under OS control

OFF

ON

ON

OFF

OFF

ON

ON

ON

S3

S4

Battery IN

S0

S0

S0

Mechanical off

G2/G3

ON

ON

ON

ON

G3

ON

ON

ON

ON

ON

ON

C0

C0

OFF

OFF

OFF

Running

P-state transitions

ON

ON

Sleeping

Powered on suspend

Suspend to RAM

Suspend to diskON

Soft-off

SUS RUN

Running

ON

G1

G1

G2

ON

ON

ON

S5

OFF

S5 LOW

ON

ON

ON

ON

OFF

Description

OFF

OFF

G0

OFF

G0

G0

G0

Power State / Voltage Rail Activity Summary

ON

ON

ON

C1

C2

C3

c4

ON

ON

ON

ON

ON

ON

ON

OFF

ON

RTC ALW DUAL

ON

ON

ON

ON

OFF

G2

TBD

System

OFF

OFF

State

Halt

Stop grant,

ON

ON

OFF

ON

StateSleep

PowerState

Processor

(S5-S0)

(S0)

PROCHOT#F24

FANOUT0M8

TACH FANIN0P5

G7

SDA3SCL3

translate

SICSID

ALERT_L

Thermal disaster prevention is implemented by PROCHOT_L and THERMTRIP_L with hardware

T7

4-PIN CPU FAN

PWMOVERRIDE#translate

AMDSB800

THERMTRIP#

SDASCL

THERMDA

TALERT#

AMDVRM Power

THERM#

Thermal Systems(Emergency Shutdown, Throttling, Fan Control)

non-system dependant functions. Fan speed control will only be implemented by SB TSI software based implementation

PROCHOT_L

translate

MXM

S1G4

THERMTRIP_L

THERMDC

TEMPIN0TEMP_COMM

TEM

PIN

2

SCL0SDA0AA18

W18

C6B6

SDA0SCL0

(S5-S0)ASF Only

(S0)

SMBus Block Diagram

SICSID

(master)

SCL1

AMDS1G4

MAX1535battery charger

U2700

SDA1DUAL_SMB1

batteryJ2700

NOPOP

(S5-S0)

AMDSB800

smart

SDA2SCL2(S5-S0)

SDA3SCL3

SDASCL

SDATA2SCLK2

SDATA0SCLK0

(S3-S0)SVCSVD

MAX17009CPU Core PWR PWM

U2800

SDATA1SCLK1

SVCSVD

J106

3.3V SB-TSI

SMSC

(master)

(S5-S0)

KBC1100L

I2C1A_DATI2C1A_CLK

(S5-S0)

(S5-S0)I2C1B_DAT

I2C1B_CLK

U103

POP

light sensorU3201

TL2560

BAT_DATBAT_CLK

100RPOP

(S5-S0) 1.8V

Group Name DescriptionINT: Stuff when use internal clock generatorEXT: Stuff when use external clock generatorDNI: DO NOT INSTALLKBC: Stuff when use external KBCIMC: Stuff when use internal ECA11:Resistors marked with "A11" is only for SB800A11 ONLY.

VRM_HOT#

TBD

ADM1032

LCP Debug Header

J1000

GPP Slot

J3701

CLK. Gen.

U800ICS9LPRS470

NOPOP

POP

PCI Exp x1J3703

BCM57760LAN SO-DIMM

J400

J3600

PCI Exp x1 SO-DIMMJ401

mini

mini

MXM

DDR 2

mini

U1300

J3700

PCI Exp x1

ADM1032Diode Reader

J3711

U204

CONFIG ROM

U1001

DDR 2

J3712

miniPCI Exp x1

Exp Card

J2500

SC

L2

SD

A2

translate FANOUT2Y9

translate1.5V TSI 3.3V TSI

NON-POP

SO-DIMMEVENT

MEMHOT_L

GEVENT4#J4

ADM1032

AMDRS880

THERMDATHERMDC

NON-POPTEMPIN1

TEMP_COMM

NON-POP

A6C6

translate

CPU Thermal SensorADM1032NOPOP

translate

KBCSMSC

TEMPIN3


5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Title




PM 0.1

RESET SIGNAL MAP



Title




PM 0.1

RESET SIGNAL MAP



Title




PM 0.1

RESET SIGNAL MAP



IMVP_PWRGD

CK505

IMVP6.5EC SW

PWR_SWIN#_3

Ibex Peak-M

EC_PWRBTN#

RSMRST#

SLP_S5#_3R

SLP_S4#_3R

PM_SLP_S3#

Clarksfield

SB

3

54678

PWROK

SYS_PWROK

RESET SIGNAL MAP

9

SUS_PWRGD

ECRST#

1

PCH_PWROK

PM_DRAM_PWRGDH_CPUPWRGD

PLT_RST#

VTTPWRGD

VTTPWRGOOD

RSTIN#VCCPWRGOOD_1

SM_DRAMPWRGDVCCPWRGOOD_0 PROCPWRGD

DRAMPWRGD

PLTRST#

10

12

13

1415

16

2

ALW_PWRGD

IMVP_VR_ON 11

SYS_PWROK

PWROK


5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

+CLK_VDD48

SB_OSCNB_OSC

CLK_27M_SSCLK_27M_NSS

CLK_48M_USB

LAN_CLK_REQ#41

WLAN_CLK_REQ#46

SB_SMB0_CLK_3S20,24,25SB_SMB0_DAT_3S20,24,25

CLK_PEG_REF 26CLK_PEG_REF# 26

CLK_GFX 16CLK_GFX# 16

CLK_PCIE_LAN 41CLK_PCIE_LAN# 41

CLK_PCIE_MINI 46CLK_PCIE_MINI# 46

CLK_HT_REF# 16CLK_HT_REF 16

CLK_NBLINK 16CLK_NBLINK# 16

NB_OSC_R 16

CLK_27M_NSS_R 28CLK_27M_SS_R 28

CLK_CPU 11

CLK_48M_USB_R 20

CLK_CPU# 11

CLK_SBSRC 19CLK_SBSRC# 19

CLK_48M_CARD 45

SB_OSC_R 20

+V3.3S+V1.1S

CLK_VDDCLK_VDDIO

CLK_VDDIO

CLK_VDD

+V3.3S

+V3.3S

+V3.3S

Title




PM 0.1

EXTERNAL CLOCK GENERATOR



Title




PM 0.1




Title




PM 0.1




GPPSB_REFCLK 100M DIFF

100M DIFF(IN/OUT)*

HT_REFCLKP

RS880M

NB CLOCK INPUT TABLE

NC or 100M DIFF OUTPUT

* RS880M can be used as clock buffer to output two PCIE referecence clocksBy deault, chip will configured as input mode, BIOS can program it to output mode.

100M DIFF

100M DIFF

14M SE (1.1V)

NB CLOCKS

vref

HT_REFCLKN

REFCLK_P

REFCLK_N

GFX_REFCLK

GPP_REFCLK

Parallel ResonanceCrystal

All CLKREQ# PULL UP IS ON DEVICE SIDE

NB_OSC - 1.1V 158R/90.9R

Place within 0.5" of CLKGEN

CK9100nF_X5R_10V0402I

CK9100nF_X5R_10V0402I

CK11100nF_X5R_10V0402I

CK11100nF_X5R_10V0402I

CK15100nF_X5R_10V0402I

CK15100nF_X5R_10V0402I

CK722pF_NPO_50V0402ICK722pF_NPO_50V0402I

RK11 10K_5%0402 IRK11 10K_5%0402 I

RK1010K_5%0402I

RK1010K_5%0402I

RK4 33_5% 0402 IRK4 33_5% 0402 I

CK8100nF_X5R_10V0402I

CK8100nF_X5R_10V0402I

CK110uF_X5R_10V

0805I

CK110uF_X5R_10V

0805I

CK4100nF_X5R_10V0402I

CK4100nF_X5R_10V0402I

CK510uF_X5R_10V

0805I

CK510uF_X5R_10V

0805I

CK61uF_X5R_6.3V0402I

CK61uF_X5R_6.3V0402I

FBK3

120_0.3A0402I

FBK3

120_0.3A0402I

RK2 33_5% 0402 IRK2 33_5% 0402 IRK1 33_5% 0402 IRK1 33_5% 0402 I

CK14100nF_X5R_10V0402I

CK14100nF_X5R_10V0402I

CK13100nF_X5R_10V0402I

CK13100nF_X5R_10V0402I

RK7 33_5% 0402 IRK7 33_5% 0402 I

CK18100nF_X5R_10V0402I

CK18100nF_X5R_10V0402I

RK990.9_1%0402I

RK990.9_1%0402ICK10 22pF_NPO_50V

0402 ICK10 22pF_NPO_50V0402 I

RK12 261_1%0402 NIRK12 261_1%0402 NI

CK12100nF_X5R_10V0402I

CK12100nF_X5R_10V0402I

RK610K_5%0402I

RK610K_5%0402I

RK8 158_1%0402 IRK8 158_1%0402 I

CK3100nF_X5R_10V0402I

CK3100nF_X5R_10V0402I

UK1

9LRS480UK1

9LRS480

*CLKREQ0#23*CLKREQ1#45*CLKREQ2#44*CLKREQ3#39

VDDSRC_IO111

SRC4T_LPRS 9

*CLKREQ4#38

SRC3T_LPRS 13

SRC0T_LPRS 22

GNDSRC218

SRC1C_LPRS 19

SRC4C_LPRS 8

SRC0C_LPRS 21

SRC2T_LPRS 15

GNDSRC110

SRC1T_LPRS 20

VDDSRC16

VDDSRC_IO217

ATIG1T_LPRS 28

VDDSB_SRC35

SRC7T_LPRS/27MHZ_SS 6

VDDSB_SRC_IO34

SRC7C_LPRS/27MHZ_NS 5

GNDREF60

X161X262

GNDSATA43

VDDATIG_IO25

SB_SRC0C_LPRS 36SB_SRC0T_LPRS 37

SB_SRC1C_LPRS 31SB_SRC1T_LPRS 32

GNDCPU46

SMBDAT3SMBCLK2

CPUKG0C_LPRS 49CPUKG0T_LPRS 50

VDD274

VDDCPU48VDDHTT55

HTT0C_LPRS 53HTT0T_LPRS 54

GNDHTT52

GND481

PD#51

48MHz_0 64

VDDREF56

REF2/SEL_27 57

REF1/SEL_SATA 58

SRC6C/SATAC_LPRS 41SRC6T/SATAT_LPRS 42

ATIG1C_LPRS 27

ATIG0T_LPRS 30ATIG0C_LPRS 29

SRC2C_LPRS 14

SRC3C_LPRS 12

VDD4863

REF0/SEL_HTT66 59

GNDATIG24

GND277

VDDSATA40

VDDATIG26

THM

65TH

M66

THM

67TH

M68

VDDCPU_IO47

GNDSB_SRC33

THM

69TH

M70

THM

71TH

M72

THM

73TH

M74

THM

75TH

M76

THM

77TH

M78

THM

79TH

M80

THM

81TH

M82

THM

83TH

M84

RK3 33_5% 0402 IRK3 33_5% 0402 I

FBK2 600_0.5A

0603 I

FBK2 600_0.5A

0603 I

YK114.318MHZ_20P_30PPM

YK114.318MHZ_20P_30PPM

12

CK16100nF_X5R_10V0402I

CK16100nF_X5R_10V0402I

CK2100nF_X5R_10V0402I

CK2100nF_X5R_10V0402I

FBK1 600_0.5A

0603 I

FBK1 600_0.5A

0603 I

RK51M_5%0402NI

RK51M_5%0402NI

CK17100nF_X5R_10V0402I

CK17100nF_X5R_10V0402I

CK19100nF_X5R_10V0402I

CK19100nF_X5R_10V0402I


5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

HT_NB_CPU_CAD_L014

HT_NB_CPU_CAD_L114

HT_NB_CPU_CAD_L214

HT_NB_CPU_CAD_L314

HT_NB_CPU_CAD_L514

HT_NB_CPU_CAD_L414

HT_NB_CPU_CAD_L714

HT_NB_CPU_CAD_L614

HT_NB_CPU_CAD_L1014

HT_NB_CPU_CAD_L914

HT_NB_CPU_CAD_H814

HT_NB_CPU_CAD_L1514

HT_NB_CPU_CAD_L1414

HT_NB_CPU_CAD_L1314

HT_NB_CPU_CAD_L1214

HT_NB_CPU_CAD_L1114

HT_NB_CPU_CAD_H414

HT_NB_CPU_CAD_H314

HT_NB_CPU_CAD_H214

HT_NB_CPU_CAD_H114

HT_NB_CPU_CAD_H014

HT_NB_CPU_CAD_H914HT_NB_CPU_CAD_L814

HT_NB_CPU_CAD_H714

HT_NB_CPU_CAD_H614

HT_NB_CPU_CAD_H514

HT_NB_CPU_CAD_H1414

HT_NB_CPU_CAD_H1314

HT_NB_CPU_CAD_H1214

HT_NB_CPU_CAD_H1114

HT_NB_CPU_CAD_H1014

HT_NB_CPU_CAD_H1514

HT_NB_CPU_CLK_L014

HT_NB_CPU_CTL_L014

HT_NB_CPU_CLK_H114

HT_NB_CPU_CLK_H014

HT_NB_CPU_CLK_L114

HT_NB_CPU_CTL_H014

HT_NB_CPU_CTL_L114HT_NB_CPU_CTL_H114

HT_CPU_NB_CAD_H13 14HT_CPU_NB_CAD_L13 14HT_CPU_NB_CAD_H14 14HT_CPU_NB_CAD_L14 14HT_CPU_NB_CAD_H15 14HT_CPU_NB_CAD_L15 14

HT_CPU_NB_CLK_H0 14HT_CPU_NB_CLK_L0 14HT_CPU_NB_CLK_H1 14HT_CPU_NB_CLK_L1 14

HT_CPU_NB_CAD_H0 14

HT_CPU_NB_CTL_H0 14HT_CPU_NB_CTL_L0 14HT_CPU_NB_CTL_H1 14HT_CPU_NB_CTL_L1 14

HT_CPU_NB_CAD_L0 14HT_CPU_NB_CAD_H1 14HT_CPU_NB_CAD_L1 14HT_CPU_NB_CAD_H2 14HT_CPU_NB_CAD_L2 14HT_CPU_NB_CAD_H3 14HT_CPU_NB_CAD_L3 14HT_CPU_NB_CAD_H4 14HT_CPU_NB_CAD_L4 14HT_CPU_NB_CAD_H5 14HT_CPU_NB_CAD_L5 14HT_CPU_NB_CAD_H6 14HT_CPU_NB_CAD_L6 14HT_CPU_NB_CAD_H7 14HT_CPU_NB_CAD_L7 14HT_CPU_NB_CAD_H8 14HT_CPU_NB_CAD_L8 14HT_CPU_NB_CAD_H9 14HT_CPU_NB_CAD_L9 14HT_CPU_NB_CAD_H10 14HT_CPU_NB_CAD_L10 14HT_CPU_NB_CAD_H11 14HT_CPU_NB_CAD_L11 14HT_CPU_NB_CAD_H12 14HT_CPU_NB_CAD_L12 14

+VLDT+VLDT

+VLDT

Title




PM 0.1

S1G4 HT I/F



Title




PM 0.1

S1G4 HT I/F



Title




PM 0.1

S1G4 HT I/F



L3

M23

M24

U19N19

AB24

T16

T17

N6

T12

U21

U22

AD10

AC18

AF4

AE25

J10

AD6

AD7

P11

K8

P17

P18

F11

F12

D1

D2

AA18

J3 W3

W4

W5

W6

T11

W21

W22

T14

AF15

V18

V21

G25

L16

G14

L7

L10

W23

AB25

AB26

Y1

V3D3

G24

R2 V2

J14

P24

N20

W24

N4

L15

U17

U18

U7

AA3

AA4

AA5

U13

U14

H11

E1

L22

W17

L24

F1

J5

J6

C25

C12

R8

R9

P22

L11 AE11

R20

Y12

K5

N7

A18

A19

A20

A24

B7

D21

G10

G11 AD11

AD12

N17

N18

K10

G17

K12

K26

P10 AA10

AA11

AA12

AA13

U23

AE5

AA16

P21

U24

U25

G6

L1

K16

K17

C23

F10

B13

J26

F3

C24

AF21

AC5

H2

L23

H4

R16

L26

M1

H21

H22

R23

V22

V23P23

T1

P25

V1

L13

L14

G23

Y26

AA1

J21

C9

C10

C11

H8

AC3

T23

N16

F18

K11

F20

N22

K14

K15

F24

F25

P1

U10

U11

AA15

P5

U26

AD23

AA19

AA20

V4

N21

U2

N23

N24

AE20

F8

G18

E3

W18

M11

AE9

AA23

R5

L21

E12

H3

E14

L25

H6

H7

E18

E19

M4

R24

R25

V24

M10

T2

Y14

Y15

AC6

AC7

AC8

AD2

AC10

AC11

H14

V20

K9

K20

H18

H19

AC2

Y3

N11

K7

D6

F19

D8

K13

F22

F23

D12

D13

K18

P2

P3

U12

K24

P6

J13

M20

E2

B16

B3

H16

H17

AE19

L8

L9

W12

U20

Y19

Y20

AA22

V6

L18

H1

B25

E13

C2

H5

E16

E17

C6

C7

H23

M5

M6

R26

J1

M16

AD13

U9

W8

W9

W13

AD5

H12

H13

P20

Y10

K19

N9 P9

AD26

Y2

T22

K6

F17

A15

D7

A17

F21

D10

D11

A21

A22

F26

K21

K22

P4G4

K25

AC20

AD14

Y13

Y18

V9

U8N8

AD22

M8

AD24

AD25

AE8

V5

R4

G26

E11

A4

C1

A6

E15

A8

A12

A13

A14

E20

H24

H25

M7

E24

J2

AB14

AF6

W14

W15

W10

V19J19 P19

Y9

AF14

R19

AF16

AF17

AC1

T21

N10

F16

D5

AF18

A16

K1

D9

F13

F14

G12

G13

D14

G1

G2

K23

D18

G5

AA8

AC21

T8

T9

W16

V8

AD19

M9

AD21

AE4

P8

AE6

AE7

AA21

R3

L17

D4

A3

C20

A5

AD4

A7

AA25

V11

V12

V13

C8

E21

E22

H26

B5

E25

W1

AB15J15

J16

J17

J18

AF11

J20

AF13

AB23

Y24

Y25

U5

U6

AE21

J8

J9

Y23

T15

U4

K2

A23

D15

D16

G3

L12

D19

U15

AA9

AD15

AD16

AD17

AD18

AC26

AD20

AE3

AA17

AC9

V15

V16

R21

R22

AC14

AD8

AD9

V14

AD3

R18

B17

E23

C5

B6

T3

W2

AF7

AF8

AF9

AF10

AB20

AF12

AB2

AE16

N1

F7

H10

AE12

AE13

AE14

AE15H15

U3

N25

N26

AB8

AE22

AE23

AE24

AA6

D17

AC13

L4

P7

U16

AC22

AC23

AC24

AC25

AA14

AE2

Y21

Y22

M19

J11

J12

Y17

AF22

C17

C16

C19

AF24

R17

V26

M2

M3

AA2

AC15

AC16

AC17

V25

M26C26

C4

C3

C15

G16

J22

AC4

Y5

AA26

AB1

D26

D25

C21

C22

J23

A1

AF20

V7

R6

AA7

R10

R11

F6

E7

B4

AC12

B24

N3

J25

B14

B12

B8

Y16

AA24

V10

Y6

L19

H20

H9

Y4

T24

T25

T26

U1

E5

G21

G22

L20

AF23

B10

B23

B22

F9

D24

C18

AD1

W11

J24

A10

A11

A9

B19

AB7

E8

E9

E10

G15

R7

E6

C13

E26

J4

M21

M22

J7

* If VLDT is connected only on one side, one 4.7uF cap should be added to the island side

Place close to socket

*

B21

B20

AF19T19

N2

T13

M25

D20

G9

BGA638_50_26SQ_S1G3_OEM

N5

K3

F5

F2

AC19

B18

B15

F4

C14

E4

W25

B9

D22

D23

B11 AB11

AB12

AB13

AF5

T20

R1

P26

L5

L6

P16

AB3

AB4

AB5

V17

T18

W26

AE17

M18

T5

T6

T7

T10 AE10

F15

K4

AE18

AB6

M17

T4

AB16

AB17

AB18

AB19

W7

AB21

AB22

Y11

AB9

AB10

L2

CX54180pF_NPO_50V0402I


CX684.7uF_Y5V_6.3V0603I

CX684.7uF_Y5V_6.3V0603I

HT LINK

UX4A

SOCKET_638_PIN

HT LINK

UX4A

SOCKET_638_PIN

VLDT_A3D4VLDT_A2D3VLDT_A1D2VLDT_A0D1

VLDT_B3 AE5VLDT_B2 AE4VLDT_B1 AE3VLDT_B0 AE2

L0_CADIN_H15N5L0_CADIN_L15P5

L0_CADIN_H14M3L0_CADIN_L14M4

L0_CADIN_H13L5L0_CADIN_L13M5

L0_CADIN_H12K3L0_CADIN_L12K4

L0_CADIN_H11H3L0_CADIN_L11H4

L0_CADIN_H10G5L0_CADIN_L10H5

L0_CADIN_H9F3L0_CADIN_L9F4

L0_CADIN_H8E5L0_CADIN_L8F5

L0_CADIN_H7N3L0_CADIN_L7N2

L0_CADIN_H6L1L0_CADIN_L6M1

L0_CADIN_H5L3L0_CADIN_L5L2

L0_CADIN_H4J1L0_CADIN_L4K1

L0_CADIN_H3G1L0_CADIN_L3H1

L0_CADIN_H2G3L0_CADIN_L2G2

L0_CADIN_H1E1L0_CADIN_L1F1

L0_CADIN_H0E3L0_CADIN_L0E2

L0_CADOUT_H15 T4L0_CADOUT_L15 T3

L0_CADOUT_H14 V5L0_CADOUT_L14 U5

L0_CADOUT_H13 V4L0_CADOUT_L13 V3

L0_CADOUT_H12 Y5L0_CADOUT_L12 W5

L0_CADOUT_H11 AB5L0_CADOUT_L11 AA5

L0_CADOUT_H10 AB4L0_CADOUT_L10 AB3

L0_CADOUT_H9 AD5L0_CADOUT_L9 AC5

L0_CADOUT_H8 AD4L0_CADOUT_L8 AD3

L0_CADOUT_H7 T1L0_CADOUT_L7 R1

L0_CADOUT_H6 U2L0_CADOUT_L6 U3

L0_CADOUT_H5 V1L0_CADOUT_L5 U1

L0_CADOUT_H4 W2L0_CADOUT_L4 W3

L0_CADOUT_H3 AA2L0_CADOUT_L3 AA3

L0_CADOUT_H2 AB1L0_CADOUT_L2 AA1

L0_CADOUT_H1 AC2L0_CADOUT_L1 AC3

L0_CADOUT_H0 AD1L0_CADOUT_L0 AC1

L0_CLKIN_H1J5L0_CLKIN_L1K5

L0_CLKIN_H0J3L0_CLKIN_L0J2

L0_CTLIN_H1P3L0_CTLIN_L1P4

L0_CTLIN_H0N1L0_CTLIN_L0P1

L0_CLKOUT_H1 Y4L0_CLKOUT_L1 Y3

L0_CLKOUT_H0 Y1L0_CLKOUT_L0 W1

L0_CTLOUT_H1 T5L0_CTLOUT_L1 R5

L0_CTLOUT_H0 R2L0_CTLOUT_L0 R3

CX594.7uF_Y5V_6.3V0603I

CX594.7uF_Y5V_6.3V0603I



CX67220nF_Y5V_10V0402I

CX67220nF_Y5V_10V0402I

CX66220nF_Y5V_10V0402I

CX66220nF_Y5V_10V0402I

CX604.7uF_Y5V_6.3V0603I

CX604.7uF_Y5V_6.3V0603I


5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

LDT_PG

LDT_RST#

CPU_LDT_REQ#

LDT_RST#

TEST25_L

CLK_CPU#_CCLK_CPU_C

CPU_SID

CPU_VDDA_RUN

CPU_SIC

CPU_HTREF1CPU_HTREF0

TEST25_H

LDT_PGLDT_STOP#

TEST12TEST27

TEST9

CPU_TRST#

TEST20

CPU_TDI

TEST21

CPU_DBRDYCPU_TMS

TEST23

TEST24

TEST6

TEST18

TEST22

CPU_TCK

TEST19

CPU_ALERT

CPU_DBREQ#

TEST19

CPU_TDO

CPU_DBREQ#

TEST18

THERMTRIP#

TEST28_LTEST28_H_

TEST17TEST16

TEST14TEST15

TEST10TEST7

TEST29_H

TEST12

TEST24

TEST20

TEST22

H_THRMDAH_THRMDC

TEST21

TEST27

TEST29_L

LDT_STOP#

PROCHOT#

CPU_SVD_RCPU_SVC_R

CPU_LDT_RST_HTPA#

CPU_LDT_REQ#

CPU_DBREQ#

CPU_TMSCPU_TDI

CPU_DBRDY

CPU_TDO

CPU_TCK

CPU_TRST#

CPU_LDT_RST_HTPA#

CPU_SVD_RCPU_SVC_R

CPU_ALERT

CPU_SID

CPU_SIC H_THRMDAH_THRMDC

LDT_PG19

LDT_STOP#16,19

LDT_RST#19

VDDNB_CPU_FB_H 60

VCC_CORE0_FB_H60VCC_CORE0_FB_L60

VCC_CORE1_FB_HVCC_CORE1_FB_L

CLK_CPU9

CLK_CPU#9

PM_THRMTRIP# 20

CPU_PROCHOT# 19

EC_SMB0_DAT_3AL35,55

EC_SMB0_CLK_3AL35,55

+V1.5_RUN_FB_H 63

CPU_SVC 60CPU_SVD 60

EC_SMB0_CLK_3S 55EC_SMB0_DAT_3S 55

THER_SD#55,59

+VDDA_CPU

+VLDT

+V1.5

+V1.5

+V1.5

+V1.5S

+V1.5S

+V1.5S

+V1.5S

+V3.3S

+V1.5

+V1.5+V3.3A

+V1.5

+V1.5+V1.5S

+V3.3S

+V1.5S

+V1.8S

+V1.5

Title




PM 0.1

S1G4 CTRL & DEBUG



Title




PM 0.1

S1G4 CTRL & DEBUG



Title




PM 0.1

S1G4 CTRL & DEBUG



Keep trace from resisor to CPU within 0.6"keep trace from caps to CPU within 1.2"

place them to CPU within 1.5"

LAYOUT: ROUTE VDDA TRACE APPROX.50 mils WIDE (USE 2x25 mil TRACES TOEXIT BALL FIELD) AND 500 mils LONG.

Keep net PWRGD, LDT_STOP#, LDT_RST# no stubas short as possibleroute as differential

testpoint under package

place them under CPU

Route as 80ohm, diff

Thermdc and Thermda should be routed away to VRM, crystal, etc. Customer should follow the MBDG. However, Guam is using TSI so this does not applies to Guam.

RX17's value is TBD.

HDT Connector

Note:To override VID, Remove RX63, RX64, RX65, install RX66

VID Override Circuit

0 0 1.1 1.1

(CPUVRM_PRO#= OPEN)

SVC

0 1 1.0 1.21 0 0.9 1.01 1 0.8 0.8

SVDBOOT VOLTAGE(VDD)

VID OVERIDE TABLE (VDD)

(CPUVRM_PRO#= VCC/GND)

Place Thermal-Sensor near CPU.SMBus Address: ?H

RX20 44.2_1% 0402 IRX20 44.2_1% 0402 I

TP10TP101

G

D S

QX12N7002-7-FSOT23-3NI

G

D S

QX12N7002-7-FSOT23-3NI

B

CE

QX4MMBT3904_NL

ISOT23-3

B

CE

QX4MMBT3904_NL

ISOT23-3

RX49220_5%

0402I

RX49220_5%

0402I

RX48 0_5%0402 IRX48 0_5%0402 I

TP2TP21

RX91K_5%0402I

RX91K_5%0402I

RX22300_5%0402I

RX22300_5%0402I

RX28220_5%

0402I

RX28220_5%

0402I

TP22TP221

RX1010K_5%0402

I

RX1010K_5%0402

I

TP3TP31

RX511K_5%0402I

RX511K_5%0402I

CX1

220p

F_N

PO

_50V

0402

NI

CX1

220p

F_N

PO

_50V

0402

NI

RX42 300_5%0402 IRX42 300_5%0402 I

RX62.2K_5%

0402NI

RX62.2K_5%

0402NI

RX7

1K_5%0402

I

RX7

1K_5%0402

I

CX72 3.9nF_X7R_50V0402 ICX72 3.9nF_X7R_50V0402 I

RX38 1K_5%0402 IRX38 1K_5%0402 I

UX4D

SOCKET_638_PIN

UX4D

SOCKET_638_PIN

VDDA1F8VDDA2F9

RESET_LB7PWROKA7LDTSTOP_LF10

SICAF4SIDAF5

HT_REF1P6HT_REF0R6

VDD0_FB_HF6VDD0_FB_LE6

VDDIO_FB_H W9VDDIO_FB_L Y9

THERMTRIP_L AF6PROCHOT_L AC7

RSVD2A5

LDTREQ_LC6

SVC A6SVD A4

RSVD6 C5RSVD4B5

RSVD1A3

CLKIN_HA9CLKIN_LA8

DBRDYG10TMSAA9TCKAC9TRST_LAD9TDIAF9

DBREQ_L E10

TDO AE9

TEST25_HE9TEST25_LE8

TEST19G9TEST18H10

RSVD8 AA7

TEST9C2

TEST17 D7TEST16 E7TEST15 F7TEST14 C7

TEST12AC8

TEST7 C3

TEST6AA6

THERMDC W7THERMDA W8

VDD1_FB_HY6VDD1_FB_LAB6

TEST29_H C9TEST29_L C8

TEST24AE7

TEST23AD7

TEST22AE8

TEST21AB8TEST20AF7

TEST28_H J7TEST28_L H8

TEST27AF8

ALERT_LAE6

TEST10 K8

TEST8 C4

RSVD3B3

RSVD5C1

VDDNB_FB_H H6VDDNB_FB_L G6

RSVD7 D5

RSVD11 W18

MEMHOT_L AA8

RSVD10 H18RSVD9 H19

VSS M11

TP25TP251

RX40 1K_5%0402 IRX40 1K_5%0402 I

TP9TP91

RX501K_5%0402NI

RX501K_5%0402NI

RX19 44.2_1% 0402 IRX19 44.2_1% 0402 I

RX4780.6_1%0402I

RX4780.6_1%0402I

CX42.2nF_X7R_50V

0402I

CX42.2nF_X7R_50V

0402I

CX70180pF_NPO_50V

0402I

CX70180pF_NPO_50V

0402I

CX5100nF_Y5V_10V0402I

CX5100nF_Y5V_10V0402I

CX3

220p

F_N

PO

_50V

0402

NI

CX3

220p

F_N

PO

_50V

0402

NI

RX44510_5%0402I

RX44510_5%0402I

RX450_5%0402I

RX450_5%0402I

GSD

2N7002DW-7-FQX2A

GSD

2N7002DW-7-FQX2A

G1

D1 S1

TP23TP231

RX21300_5%0402NI

RX21300_5%0402NI

RX52.2K_5%

0402NI

RX52.2K_5%

0402NI

TP5TP51

CX69220nF_Y5V_10V0402I

CX69220nF_Y5V_10V0402I

RX294.7K_5%0402I

RX294.7K_5%0402I

RX33 1K_5%0402 IRX33 1K_5%0402 I

RX4

1K_5%0402

I

RX4

1K_5%0402

I

CX73 3.9nF_X7R_50V0402 ICX73 3.9nF_X7R_50V0402 I

RX32 1K_5%0402 IRX32 1K_5%0402 I

RX810K_5%0402

I

RX810K_5%0402

I

RX3

1K_5%0402

I

RX3

1K_5%0402

I

TP20TP20 1

+ CX74100uF_SP_6.3V7.3X4.3I

+ CX74100uF_SP_6.3V7.3X4.3I

UX3

74LVC1G07GW

UX3

74LVC1G07GW

2 4

53

1

TP1TP1 1



RX43510_5%0402I

RX43510_5%0402I

RX35 1K_5%0402 IRX35 1K_5%0402 I

RX37 1K_5%0402 IRX37 1K_5%0402 I

GSD

2N7002DW-7-FQX2B

GSD

2N7002DW-7-FQX2B

G2

D2 S2

RX23300_5%0402I

RX23300_5%0402I

RX24 0_5%0402 IRX24 0_5%0402 I

RX39 1K_5%0402 IRX39 1K_5%0402 I

TP26TP261

UX1

G786P81U I

UX1

G786P81U I

VDD1DP2DN3SYS_SHDN#4 GND 5

ALERT# 6SMDATA 7

SMCLK 8

B

CE

QX3MMBT3904_NL

ISOT23-3

B

CE

QX3MMBT3904_NL

ISOT23-3

TP24TP241

RX46169_1%0402I

RX46169_1%0402I

CX2

220p

F_N

PO

_50V

0402

NI

CX2

220p

F_N

PO

_50V

0402

NI

RX261K_5%0402I

RX261K_5%0402I

FBX1 26_0.6A0805 IFBX1 26_0.6A0805 I

CX62100nF_Y5V_10V

0402 ICX62

100nF_Y5V_10V

0402 I

TP7TP7 1

TP8TP81

RX11300_5%0402I

RX11300_5%0402I

RX27300_5%0402I

RX27300_5%0402I

RX251K_5%0402NI

RX251K_5%0402NI

RX41 1K_5%0402 IRX41 1K_5%0402 I

KEY

HEADER1

Header_2x13_S_3u

KEY

HEADER1

Header_2x13_S_3u

1

192123

24681012

3

14161820222426

579

11131517

CX754.7uF_Y5V_6.3V0603I

CX754.7uF_Y5V_6.3V0603I

CX713.3nF_X7R_50V

0402I

CX713.3nF_X7R_50V

0402I

RX12.2K_5%

0402NI

RX12.2K_5%

0402NI

RX24.7K_5%

0402NI

RX24.7K_5%

0402NI


A

A

B

B

C

C

D

D

E

E

4 4

3 3

2 2

1 1

M_ZNM_ZP

SDDR_A_DQ19

SDDR_A_DQ3

SDDR_A_DQ20

SDDR_A_DQ4

SDDR_A_DQ21

SDDR_A_DQ23SDDR_A_DQ22

SDDR_A_DQ24


SDDR_A_DQ32

SDDR_A_DQ25

SDDR_A_DQ27

SDDR_A_DQ31

SDDR_A_DQ28

SDDR_A_DQ26



SDDR_A_DQ34

SDDR_A_DQ5


SDDR_A_DQ8

SDDR_A_DQ54

SDDR_A_DQ51

SDDR_A_DQ35

SDDR_A_DQ55

SDDR_A_DQ48

SDDR_A_DQ50

SDDR_A_DQ52

SDDR_A_DQ58

SDDR_A_DQ53

SDDR_A_DQ59

SDDR_A_DQ49

SDDR_A_DQ56

SDDR_A_DQ60


SDDR_A_DQ63

SDDR_A_DQ57

SDDR_A_DQ33

SDDR_A_DQ36


SDDR_A_DQ39

SDDR_A_DQ43

SDDR_A_DQ47

SDDR_A_DQ40

SDDR_A_DQ42


SDDR_A_DQ41

SDDR_A_DQ44


SDDR_A_DQ2

SDDR_A_DQ9

SDDR_A_DQ13


SDDR_A_DQ16

SDDR_A_DQ10

SDDR_A_DM3SDDR_A_DM4


SDDR_A_DM7


SDDR_A_DM2

SDDR_A_A3SDDR_A_A4

SDDR_A_A0SDDR_A_A1

SDDR_A_A7SDDR_A_A8

SDDR_A_A5SDDR_A_A6

SDDR_A_A2

SDDR_A_A11SDDR_A_A12

SDDR_A_A9

SDDR_A_A15

SDDR_A_A13SDDR_A_A14

SDDR_A_A10

SDDR_B_DM3SDDR_B_DM4


SDDR_B_DM7


SDDR_B_DM2

SDDR_B_DQ3SDDR_B_DQ4


SDDR_B_DQ17



SDDR_B_DQ18


SDDR_B_DQ25



SDDR_B_DQ26






SDDR_B_DQ48



SDDR_B_DQ49


SDDR_B_DQ56



SDDR_B_DQ57



SDDR_B_DQ33


SDDR_B_DQ40



SDDR_B_DQ41

SDDR_B_DQ2


SDDR_B_DQ9



SDDR_B_DQ10

SDDR_B_A3SDDR_B_A4

SDDR_B_A0SDDR_B_A1

SDDR_B_A7SDDR_B_A8

SDDR_B_A5SDDR_B_A6

SDDR_B_A2

SDDR_B_A11SDDR_B_A12

SDDR_B_A9

SDDR_B_A15

SDDR_B_A13SDDR_B_A14

SDDR_B_A10

SDDR_A_DQ[63:0] 24

SDDR_A_DM[7:0] 24

SDDR_A_DQS#0 24SDDR_A_DQS0 24

SDDR_A_DQS1 24

SDDR_A_DQS2 24

SDDR_A_DQS3 24

SDDR_A_DQS4 24

SDDR_A_DQS5 24

SDDR_A_DQS6 24

SDDR_A_DQS7 24

SDDR_A_DQS#1 24

SDDR_A_DQS#2 24

SDDR_A_DQS#3 24

SDDR_A_DQS#4 24

SDDR_A_DQS#5 24

SDDR_A_DQS#6 24

SDDR_A_DQS#7 24

SDDR_B_DQS#025SDDR_B_DQS025

SDDR_B_DQS125

SDDR_B_DQS225

SDDR_B_DQS325

SDDR_B_DQS425

SDDR_B_DQS525

SDDR_B_DQS625

SDDR_B_DQS725

SDDR_B_DQS#125

SDDR_B_DQS#225

SDDR_B_DQS#325

SDDR_B_DQS#425

SDDR_B_DQS#525

SDDR_B_DQS#625

SDDR_B_DQS#725

SDDR_A_A[15:0]24SDDR_A_CLK_DDR#124

SDDR_A_CKE124

SDDR_A_CLK_DDR#024

SDDR_A_CKE024

SDDR_A_CLK_DDR024

SDDR_A_CLK_DDR124

SDDR_A_ODT024SDDR_A_ODT124

SDDR_A_CS#024SDDR_A_CS#124

SDDR_A_BS024SDDR_A_BS124SDDR_A_BS224

SDDR_A_RAS#24

SDDR_A_WE#24SDDR_A_CAS#24

SDDR_B_ODT0 25SDDR_B_ODT1 25

SDDR_B_CLK_DDR#0 25

SDDR_B_CKE0 25

SDDR_B_CS#0 25SDDR_B_CS#1 25

SDDR_B_CLK_DDR0 25

SDDR_B_CLK_DDR1 25SDDR_B_CLK_DDR#1 25

SDDR_B_CKE1 25

SDDR_B_DM[7:0]25

SDDR_B_DQ[63:0]25

SDDR_B_BS1 25SDDR_B_BS2 25

SDDR_B_BS0 25

SDDR_B_RAS# 25

SDDR_B_WE# 25SDDR_B_CAS# 25

SDDR_B_A[15:0] 25

SDDR_A_RST#24

SDDR_B_RST# 25

VDDR_CPU_SENSE 66

+VDDR_CPU+VDDR_CPU

+V1.5

+VDDR_CPU

CPU_M_VREF_SUS

+V1.5

CPU_M_VREF_SUS

+V3.3A

Title




PM 0.1

S1G4 DDRIII MEMORY I/F



Title




PM 0.1




Title




PM 0.1




Processor Memory Interface

Place close to socket

PLACE THEM CLOSE TO CPU WITHIN 1"

PLACE CLOSE TO CPU

CX81nF_X7R_16V0402I

CX81nF_X7R_16V0402I

CX9100nF_Y5V_10V0402I

CX9100nF_Y5V_10V0402I

RX17 0_5% 0402 NIRX17 0_5% 0402 NI

CX6510uF_X5R_10V

0805I

CX6510uF_X5R_10V

0805I

RX121K_1%0402I

RX121K_1%0402I

MEM:CMD/CTRL/CLK

UX4B

SOCKET_638_PIN

MEM:CMD/CTRL/CLK

UX4B

SOCKET_638_PIN

VDDR1D10VDDR2C10VDDR3B10VDDR4AD10

VDDR5 W10VDDR6 AC10VDDR7 AB10VDDR8 AA10VDDR9 A10

MA1_ODT1V19MA1_ODT0U21MA0_ODT1V22MA0_ODT0T19

MB1_ODT0 Y26MB0_ODT1 W23MB0_ODT0 W26

MB_RESET_L B18

MB1_CS_L0 U22MB0_CS_L1 W25MB0_CS_L0 V26MA0_CS_L1U19

MA1_CS_L1V20MA1_CS_L0U20

MA0_CS_L0T20

MA_ADD15K19MA_ADD14K24MA_ADD13V24MA_ADD12K20MA_ADD11L22MA_ADD10R21MA_ADD9K22MA_ADD8L19MA_ADD7L21MA_ADD6M24MA_ADD5L20MA_ADD4M22MA_ADD3M19MA_ADD2N22MA_ADD1M20MA_ADD0N21

MA_BANK2J21MA_BANK1R23MA_BANK0R20

MA_RAS_LR19MA_CAS_LT22MA_WE_LT24

MEMZPAF10MEMZNAE10 VDDR_SENSE Y10

MEMVREF W17

MA_CLK_H4P19MA_CLK_L4P20

MA_CLK_H7Y16MA_CLK_L7AA16

MA_CLK_H1E16MA_CLK_L1F16

MA_CLK_H5N19MA_CLK_L5N20

MB_CLK_H4 R26MB_CLK_L4 R25

MB_CLK_H7 AF18MB_CLK_L7 AF17

MB_CLK_H1 A17MB_CLK_L1 A18

MB_CLK_H5 P22MB_CLK_L5 R22

MA_CKE0J22MA_CKE1J20

MB_CKE0 J25MB_CKE1 H26

MB_ADD15 J24MB_ADD14 J23MB_ADD13 W24MB_ADD12 L25MB_ADD11 L26MB_ADD10 T26

MB_ADD9 K26MB_ADD8 M26MB_ADD7 L24MB_ADD6 N25MB_ADD5 L23MB_ADD4 N26MB_ADD3 N23MB_ADD2 P26MB_ADD1 N24MB_ADD0 P24

MB_BANK2 J26MB_BANK1 U26MB_BANK0 R24

MB_RAS_L U25MB_CAS_L U24MB_WE_L U23

MA_RESET_LH16

CX131nF_X7R_16V0402I




CX7470nF_Y5V_6.3V0402I

CX7470nF_Y5V_6.3V0402I

MEM:DATAUX4C

SOCKET_638_PIN

MEM:DATAUX4C

SOCKET_638_PIN

MB_DATA63AD11MB_DATA62AF11MB_DATA61AF14MB_DATA60AE14MB_DATA59Y11MB_DATA58AB11MB_DATA57AC12MB_DATA56AF13MB_DATA55AF15MB_DATA54AF16MB_DATA53AC18MB_DATA52AF19MB_DATA51AD14MB_DATA50AC14MB_DATA49AE18MB_DATA48AD18MB_DATA47AD20MB_DATA46AC20MB_DATA45AF23MB_DATA44AF24MB_DATA43AF20MB_DATA42AE20MB_DATA41AD22MB_DATA40AC22MB_DATA39AE25MB_DATA38AD26MB_DATA37AA25MB_DATA36AA26MB_DATA35AE24MB_DATA34AD24MB_DATA33AA23MB_DATA32AA24MB_DATA31G24MB_DATA30G23MB_DATA29D26MB_DATA28C26MB_DATA27G26MB_DATA26G25MB_DATA25E24MB_DATA24E23MB_DATA23C24MB_DATA22B24MB_DATA21C20MB_DATA20B20MB_DATA19C25MB_DATA18D24MB_DATA17A21MB_DATA16D20MB_DATA15D18MB_DATA14C18MB_DATA13D14MB_DATA12C14MB_DATA11A20MB_DATA10A19MB_DATA9A16MB_DATA8A15MB_DATA7A13MB_DATA6D12MB_DATA5E11MB_DATA4G11MB_DATA3B14MB_DATA2A14MB_DATA1A11MB_DATA0C11

MA_DATA63 AA12MA_DATA62 AB12MA_DATA61 AA14MA_DATA60 AB14MA_DATA59 W11MA_DATA58 Y12MA_DATA57 AD13MA_DATA56 AB13MA_DATA55 AD15MA_DATA54 AB15MA_DATA53 AB17MA_DATA52 Y17MA_DATA51 Y14MA_DATA50 W14MA_DATA49 W16MA_DATA48 AD17MA_DATA47 Y18MA_DATA46 AD19MA_DATA45 AD21MA_DATA44 AB21MA_DATA43 AB18MA_DATA42 AA18MA_DATA41 AA20MA_DATA40 Y20MA_DATA39 AA22MA_DATA38 Y22MA_DATA37 W21MA_DATA36 W22MA_DATA35 AA21MA_DATA34 AB22MA_DATA33 AB24MA_DATA32 Y24MA_DATA31 H22MA_DATA30 H20MA_DATA29 E22MA_DATA28 E21MA_DATA27 J19MA_DATA26 H24MA_DATA25 F22MA_DATA24 F20MA_DATA23 C23MA_DATA22 B22MA_DATA21 F18MA_DATA20 E18MA_DATA19 E20MA_DATA18 D22MA_DATA17 C19MA_DATA16 G18MA_DATA15 G17MA_DATA14 C17MA_DATA13 F14MA_DATA12 E14MA_DATA11 H17MA_DATA10 E17

MA_DATA9 E15MA_DATA8 H15MA_DATA7 E13MA_DATA6 C13MA_DATA5 H12MA_DATA4 H11MA_DATA3 G14MA_DATA2 H14MA_DATA1 F12MA_DATA0 G12

MB_DM7AD12MB_DM6AC16MB_DM5AE22MB_DM4AB26MB_DM3E25MB_DM2A22MB_DM1B16MB_DM0A12

MB_DQS_H7AF12MB_DQS_L7AE12

MB_DQS_H6AE16MB_DQS_L6AD16

MB_DQS_H5AF21MB_DQS_L5AF22

MB_DQS_H4AC25MB_DQS_L4AC26

MB_DQS_H3F26MB_DQS_L3E26

MB_DQS_H2A24MB_DQS_L2A23

MB_DQS_H1D16MB_DQS_L1C16

MB_DQS_H0C12MB_DQS_L0B12

MA_DM7 Y13MA_DM6 AB16MA_DM5 Y19MA_DM4 AC24MA_DM3 F24MA_DM2 E19MA_DM1 C15MA_DM0 E12

MA_DQS_H7 W12MA_DQS_L7 W13

MA_DQS_H6 Y15MA_DQS_L6 W15

MA_DQS_H5 AB19MA_DQS_L5 AB20

MA_DQS_H4 AD23MA_DQS_L4 AC23

MA_DQS_H3 G22MA_DQS_L3 G21

MA_DQS_H2 C22MA_DQS_L2 C21

MA_DQS_H1 G16MA_DQS_L1 G15

MA_DQS_H0 G13MA_DQS_L0 H13

CX15220nF_Y5V_10V0402I

CX15220nF_Y5V_10V0402I



CX6100nF_Y5V_10V

0402 ICX6

100nF_Y5V_10V

0402 I







CX64

4.7uF_Y5V

_6.3V

0603I

CX64

4.7uF_Y5V

_6.3V

0603I

CX63

4.7uF_Y5V

_6.3V

0603I

CX63

4.7uF_Y5V

_6.3V

0603I

RX15 0_5%0402 IRX15 0_5%0402 I

CX20

4.7uF_Y5V

_6.3V

0603I

CX20

4.7uF_Y5V

_6.3V

0603I



RX31 39.2_1% 0402 IRX31 39.2_1% 0402 IRX36 39.2_1% 0402 IRX36 39.2_1% 0402 I

+

-

+

-

UX2MCP6001RT-E/OT

+

-

+

-

UX2MCP6001RT-E/OT

41

52

3RX18 10_5%0402 IRX18 10_5%0402 I

RX131K_1%0402I

RX131K_1%0402I

CX16

4.7uF_Y5V

_6.3V

0603I

CX16

4.7uF_Y5V

_6.3V

0603I

CX57220nF_Y5V_10V0402I

CX57220nF_Y5V_10V0402I

RX1610K_5%0402I

RX1610K_5%0402I

CX14220nF_Y5V_10V0402I

CX14220nF_Y5V_10V0402I



RX14 0_5% 0402 NIRX14 0_5% 0402 NI

CX58220nF_Y5V_10V0402I

CX58220nF_Y5V_10V0402I

RX34 0_5%0402 IRX34 0_5%0402 I


5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

+VDDNB_CPU

+VCC_CORE+VCC_CORE

+V1.5

+V1.5

+V1.5

+V1.5

+VCC_CORE

+VCC_CORE

+VDDNB_CPU

Title




PM 0.1

S1G4 PWR & GND



Title




PM 0.1

S1G4 PWR & GND



Title




PM 0.1

S1G4 PWR & GND



BOTTOM SIDE DECOUPLING

DECOUPLING BETWEEN PROCESSOR AND DIMMsPLACE CLOSE TO PROCESSOR AS POSSIBLE

CX49

4.7uF_Y5V

_6.3V

0603I

CX49

4.7uF_Y5V

_6.3V

0603I

UX4E

SOCKET_638_PIN

UX4E

SOCKET_638_PIN

VDD_48 AC4VDD_49 AD2

VDD_1G4VDD_2H2VDD_3J9VDD_4J11VDD_5J13

VDD_7K6VDD_8K10VDD_9K12VDD_10K14VDD_11L4VDD_12L7VDD_13L9VDD_14L11VDD_15L13

VDD_17M2VDD_18M6VDD_19M8VDD_20M10VDD_21N7VDD_22N9VDD_23N11

VDD_24 P8VDD_25 P10VDD_26 R4VDD_27 R7VDD_28 R9VDD_29 R11VDD_30 T2VDD_31 T6VDD_32 T8VDD_33 T10VDD_34 T12VDD_35 T14VDD_36 U7VDD_37 U9VDD_38 U11VDD_39 U13

VDD_41 V6VDD_42 V8VDD_43 V10VDD_44 V12VDD_45 V14VDD_46 W4VDD_47 Y2

VDD_6J15

VDDNB_1K16

VDD_16L15

VDDNB_2M16VDDNB_3P16VDDNB_4T16

VDD_40 U15

VDDNB_5V16

VDDIO1H25VDDIO2J17VDDIO3K18VDDIO4K21VDDIO5K23VDDIO6K25VDDIO7L17VDDIO8M18VDDIO9M21VDDIO10M23VDDIO11M25VDDIO12N17 VDDIO13 P18

VDDIO14 P21VDDIO15 P23VDDIO16 P25VDDIO17 R17VDDIO18 T18VDDIO19 T21VDDIO20 T23VDDIO21 T25VDDIO22 U17VDDIO23 V18VDDIO24 V21VDDIO25 V23VDDIO26 V25VDDIO27 Y25

UX4F

SOCKET_638_PIN

UX4F

SOCKET_638_PIN

VSS1AA4VSS2AA11VSS3AA13VSS4AA15VSS5AA17VSS6AA19VSS7AB2VSS8AB7VSS9AB9VSS10AB23VSS11AB25VSS12AC11VSS13AC13VSS14AC15VSS15AC17VSS16AC19VSS17AC21VSS18AD6VSS19AD8VSS20AD25VSS21AE11VSS22AE13VSS23AE15VSS24AE17VSS25AE19VSS26AE21VSS27AE23VSS28B4VSS29B6VSS30B8VSS31B9VSS32B11VSS33B13VSS34B15VSS35B17VSS36B19VSS37B21VSS38B23VSS39B25VSS40D6VSS41D8VSS42D9VSS43D11VSS44D13VSS45D15VSS46D17VSS47D19VSS48D21VSS49D23VSS50D25VSS51E4VSS52F2VSS53F11VSS54F13VSS55F15VSS56F17VSS57F19VSS58F21VSS59F23VSS60F25VSS61H7VSS62H9VSS63H21VSS64H23VSS65J4

VSS66 J6VSS67 J8VSS68 J10VSS69 J12VSS70 J14VSS71 J16VSS72 J18VSS73 K2VSS74 K7VSS75 K9VSS76 K11VSS77 K13VSS78 K15VSS79 K17VSS80 L6VSS81 L8VSS82 L10VSS83 L12VSS84 L14VSS85 L16VSS86 L18VSS87 M7VSS88 M9VSS89 AC6VSS90 M17VSS91 N4VSS92 N8VSS93 N10VSS94 N16VSS95 N18VSS96 P2VSS97 P7VSS98 P9VSS99 P11

VSS100 P17VSS101 R8VSS102 R10VSS103 R16VSS104 R18VSS105 T7VSS106 T9VSS107 T11VSS108 T13VSS109 T15VSS110 T17VSS111 U4VSS112 U6VSS113 U8VSS114 U10VSS115 U12VSS116 U14VSS117 U16VSS118 U18VSS119 V2VSS120 V7VSS121 V9VSS122 V11VSS123 V13VSS124 V15VSS125 V17VSS126 W6VSS127 Y21VSS128 Y23VSS129 N6

CX24

10nF_X7R

_16V

0402I

CX24

10nF_X7R

_16V

0402I

CX33

22uF_X5R

_6.3V

0805I

CX33

22uF_X5R

_6.3V

0805I

CX40

22uF_X5R

_6.3V

0805I

CX40

22uF_X5R

_6.3V

0805I

CX32

220nF_Y5V

_10V

0402I

CX32

220nF_Y5V

_10V

0402I

CX36

22uF_X5R

_6.3V

0805I

CX36

22uF_X5R

_6.3V

0805I

CX29

22uF_X5R

_6.3V

0805I

CX29

22uF_X5R

_6.3V

0805I

CX28

180pF_NP

O_50V

0402I

CX28

180pF_NP

O_50V

0402I

CX38

22uF_X5R

_6.3V

0805I

CX38

22uF_X5R

_6.3V

0805I

CX42

22uF_X5R

_6.3V

0805I

CX42

22uF_X5R

_6.3V

0805I

CX39220nF_Y

5V_10V

0402I

CX39220nF_Y

5V_10V

0402I

CX17

4.7uF_Y5V

_6.3V

0603I

CX17

4.7uF_Y5V

_6.3V

0603I

CX41

22uF_X5R

_6.3V

0805I

CX41

22uF_X5R

_6.3V

0805I

CX34

220nF_Y5V

_10V

0402I

CX34

220nF_Y5V

_10V

0402I

CX46

180pF_NP

O_50V

0402I

CX46

180pF_NP

O_50V

0402I

CX30

22uF_X5R

_6.3V

0805I

CX30

22uF_X5R

_6.3V

0805I

CX44

180pF_NP

O_50V

0402I

CX44

180pF_NP

O_50V

0402I

CX21

22uF_X5R

_6.3V

0805I

CX21

22uF_X5R

_6.3V

0805I

CX26

220nF_Y5V

_10V

0402I

CX26

220nF_Y5V

_10V

0402I

CX37220nF_Y

5V_10V

0402I

CX37220nF_Y

5V_10V

0402I

CX35

22uF_X5R

_6.3V

0805I

CX35

22uF_X5R

_6.3V

0805I

CX43

100nF_Y5V

_10V

0402I

CX43

100nF_Y5V

_10V

0402I

CX22

22uF_X5R

_6.3V

0805I

CX22

22uF_X5R

_6.3V

0805I

CX48

220nF_Y5V

_10V

0402I

CX48

220nF_Y5V

_10V

0402I

CX50

4.7uF_Y5V

_6.3V

0603I

CX50

4.7uF_Y5V

_6.3V

0603I

CX19

22uF_X5R

_6.3V

0805I

CX19

22uF_X5R

_6.3V

0805I

CX47

22uF_X5R

_6.3V

0805I

CX47

22uF_X5R

_6.3V

0805I

CX18

4.7uF_Y5V

_6.3V

0603I

CX18

4.7uF_Y5V

_6.3V

0603I

CX23

10nF_X7R

_16V

0402I

CX23

10nF_X7R

_16V

0402I

CX31

10nF_X7R

_16V

0402I

CX31

10nF_X7R

_16V

0402I

CX27

100nF_Y5V

_10V

0402I

CX27

100nF_Y5V

_10V

0402I

CX25

220nF_Y5V

_10V

0402I

CX25

220nF_Y5V

_10V

0402I

CX45

220nF_Y5V

_10V

0402I

CX45

220nF_Y5V

_10V

0402I


5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

HT_RXCALNHT_RXCALP HT_TXCALP

HT_TXCALN

HT_NB_CPU_CAD_H0 10HT_NB_CPU_CAD_L0 10HT_NB_CPU_CAD_H1 10HT_NB_CPU_CAD_L1 10HT_NB_CPU_CAD_H2 10HT_NB_CPU_CAD_L2 10HT_NB_CPU_CAD_H3 10HT_NB_CPU_CAD_L3 10HT_NB_CPU_CAD_H4 10HT_NB_CPU_CAD_L4 10HT_NB_CPU_CAD_H5 10HT_NB_CPU_CAD_L5 10HT_NB_CPU_CAD_H6 10HT_NB_CPU_CAD_L6 10HT_NB_CPU_CAD_H7 10HT_NB_CPU_CAD_L7 10

HT_NB_CPU_CAD_H8 10HT_NB_CPU_CAD_L8 10HT_NB_CPU_CAD_H9 10HT_NB_CPU_CAD_L9 10HT_NB_CPU_CAD_H10 10HT_NB_CPU_CAD_L10 10HT_NB_CPU_CAD_H11 10HT_NB_CPU_CAD_L11 10HT_NB_CPU_CAD_H12 10HT_NB_CPU_CAD_L12 10HT_NB_CPU_CAD_H13 10HT_NB_CPU_CAD_L13 10HT_NB_CPU_CAD_H14 10HT_NB_CPU_CAD_L14 10HT_NB_CPU_CAD_H15 10HT_NB_CPU_CAD_L15 10

HT_NB_CPU_CLK_H0 10HT_NB_CPU_CLK_L0 10HT_NB_CPU_CLK_H1 10HT_NB_CPU_CLK_L1 10

HT_NB_CPU_CTL_H0 10HT_NB_CPU_CTL_L0 10HT_NB_CPU_CTL_H1 10HT_NB_CPU_CTL_L1 10

HT_CPU_NB_CAD_L010

HT_CPU_NB_CAD_L110

HT_CPU_NB_CAD_L210

HT_CPU_NB_CAD_L310

HT_CPU_NB_CAD_L510

HT_CPU_NB_CAD_L410

HT_CPU_NB_CAD_L710

HT_CPU_NB_CAD_L610

HT_CPU_NB_CAD_L1010

HT_CPU_NB_CAD_L910

HT_CPU_NB_CAD_L1510

HT_CPU_NB_CAD_L1410

HT_CPU_NB_CAD_L1310

HT_CPU_NB_CAD_L1210

HT_CPU_NB_CAD_L1110

HT_CPU_NB_CAD_H410

HT_CPU_NB_CAD_H310

HT_CPU_NB_CAD_H210

HT_CPU_NB_CAD_H110

HT_CPU_NB_CAD_H010

HT_CPU_NB_CAD_H910

HT_CPU_NB_CAD_H710

HT_CPU_NB_CAD_H610

HT_CPU_NB_CAD_H510

HT_CPU_NB_CAD_H1410

HT_CPU_NB_CAD_H1310

HT_CPU_NB_CAD_H1210

HT_CPU_NB_CAD_H1110

HT_CPU_NB_CAD_H1010

HT_CPU_NB_CAD_H1510

HT_CPU_NB_CLK_L010

HT_CPU_NB_CTL_L010

HT_CPU_NB_CLK_H110

HT_CPU_NB_CLK_H010

HT_CPU_NB_CLK_L110

HT_CPU_NB_CTL_H010

HT_CPU_NB_CTL_L110HT_CPU_NB_CTL_H110

HT_CPU_NB_CAD_L810HT_CPU_NB_CAD_H810

Title




PM 0.1

RS880M-HT LINK I/F



Title




PM 0.1

RS880M-HT LINK I/F



Title




PM 0.1

RS880M-HT LINK I/F



RN25 301_1%0402 IRN25 301_1%0402 I

RN27 301_1%0402 IRN27 301_1%0402 I

PART 1 OF 6

HY

PE

R T

RA

NS

PO

RT

CP

U I/

F

UN3A

RS880M

PART 1 OF 6

HY

PE

R T

RA

NS

PO

RT

CP

U I/

F

UN3A

RS880M

HT_RXCAD15PU19HT_RXCAD15NU18


HT_RXCAD13PV21HT_RXCAD13NV20

HT_RXCAD12PW21HT_RXCAD12NW20

HT_RXCAD11PY22HT_RXCAD11NY23

HT_RXCAD10PAA24HT_RXCAD10NAA25

HT_RXCAD9PAB25HT_RXCAD9NAB24

HT_RXCAD8PAC24HT_RXCAD8NAC25

HT_RXCAD7PN24HT_RXCAD7NN25

HT_RXCAD6PP25HT_RXCAD6NP24

HT_RXCAD5PP22HT_RXCAD5NP23

HT_RXCAD4PT25HT_RXCAD4NT24




HT_RXCAD0PY25HT_RXCAD0NY24

HT_RXCLK1PAB23HT_RXCLK1NAA22

HT_RXCLK0PT22HT_RXCLK0NT23

HT_RXCTL0PM22HT_RXCTL0NM23HT_RXCTL1PR21HT_RXCTL1NR20

HT_RXCALPC23HT_RXCALNA24

HT_TXCAD15P P18HT_TXCAD15N M18

HT_TXCAD14P M21HT_TXCAD14N P21

HT_TXCAD13P M19HT_TXCAD13N L18

HT_TXCAD12P L19HT_TXCAD12N J19

HT_TXCAD11P J18HT_TXCAD11N K17

HT_TXCAD10P J20HT_TXCAD10N J21

HT_TXCAD9P G20HT_TXCAD9N H21

HT_TXCAD8P F21HT_TXCAD8N G21

HT_TXCAD7P K23HT_TXCAD7N K22

HT_TXCAD6P K24HT_TXCAD6N K25

HT_TXCAD5P J25HT_TXCAD5N J24

HT_TXCAD4P H23HT_TXCAD4N H22

HT_TXCAD3P F23HT_TXCAD3N F22

HT_TXCAD2P F24HT_TXCAD2N F25

HT_TXCAD1P E24HT_TXCAD1N E25

HT_TXCAD0P D24HT_TXCAD0N D25

HT_TXCLK1P L21HT_TXCLK1N L20

HT_TXCLK0P H24HT_TXCLK0N H25

HT_TXCTL0P M24HT_TXCTL0N M25HT_TXCTL1P P19HT_TXCTL1N R18

HT_TXCALP B24HT_TXCALN B25


5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

A_Link_TXP0A_Link_TXN0

A_Link_TXP3

A_Link_TXP1A_Link_TXN1

A_Link_TXN3

A_Link_TXN2A_Link_TXP2

PEG_TXP7

PEG_TXP6

PEG_TXP5

PEG_TXP4

PEG_TXP3

PEG_TXP2

PEG_TXP0

PEG_TXP1

PEG_TXP9

PEG_TXP8

PEG_TXP10

PEG_TXP13

PEG_TXP11

PEG_TXN4

PEG_TXN3

PEG_TXN2

PEG_TXN1

PEG_TXN0

PEG_TXN11

PEG_TXN10

PEG_TXN9

PEG_TXN8

PEG_TXN7

PEG_TXN6

PEG_TXN5

PCIE_TXN1PCIE_TXP1

PEG_TXP12PEG_TXN12

PEG_TXN13PEG_TXP14PEG_TXN14PEG_TXP15PEG_TXN15

PCIE_TXP3PCIE_TXN3

PCIE_RXP141PCIE_RXN141

PCIE_TXP1_C 41PCIE_TXN1_C 41

A_Link_TXP0_C 19A_Link_TXN0_C 19




A_Link_RXP019A_Link_RXN019A_Link_RXP119

A_Link_RXP219A_Link_RXN219

A_Link_RXN119

A_Link_RXN319A_Link_RXP319

PEG_RXN026

PEG_RXN126

PEG_RXN226

PEG_RXN326

PEG_RXN426

PEG_RXN526

PEG_RXN626

PEG_RXN726

PEG_RXN826

PEG_RXN926

PEG_RXN1026

PEG_RXN1126

PEG_RXN1226

PEG_RXN1326

PEG_RXN1426

PEG_RXN1526

PEG_RXP026

PEG_RXP126

PEG_RXP226

PEG_RXP326

PEG_RXP426

PEG_RXP526

PEG_RXP626

PEG_RXP726

PEG_RXP826

PEG_RXP926

PEG_RXP1026

PEG_RXP1126

PEG_RXP1226

PEG_RXP1326

PEG_RXP1426

PEG_RXP1526

PEG_TXP1_C 26

PEG_TXP3_C 26

PEG_TXP2_C 26

PEG_TXP5_C 26

PEG_TXP4_C 26

PEG_TXP7_C 26

PEG_TXP6_C 26

PEG_TXP9_C 26

PEG_TXP11_C 26

PEG_TXP10_C 26

PEG_TXP13_C 26

PEG_TXP12_C 26

PEG_TXP15_C 26

PEG_TXP14_C 26

PEG_TXP8_C 26

PEG_TXP0_C 26

PEG_TXN1_C 26

PEG_TXN3_C 26

PEG_TXN2_C 26

PEG_TXN5_C 26

PEG_TXN4_C 26

PEG_TXN7_C 26

PEG_TXN6_C 26

PEG_TXN9_C 26

PEG_TXN11_C 26

PEG_TXN10_C 26

PEG_TXN13_C 26

PEG_TXN12_C 26

PEG_TXN15_C 26

PEG_TXN14_C 26

PEG_TXN8_C 26

PEG_TXN0_C 26

UHDMI_TX2P 51

UHDMI_CLKP 51UHDMI_CLKN 51

UHDMI_TX0N 51

UHDMI_TX1N 51

UHDMI_TX2N 51UHDMI_TX1P 51

UHDMI_TX0P 51

PCIE_TXP3_C 46PCIE_TXN3_C 46

PCIE_RXP346PCIE_RXN346

+V1.1S

Title




PM 0.1

RS880M-PCIE I/F



Title




PM 0.1

RS880M-PCIE I/F



Title




PM 0.1

RS880M-PCIE I/F



Keep the impendance of PCIE lane to 85ohm +/-15%Including the A-link

All PCIe lane shou route 8" max for Gen2 connector and max 12" for Gen2 on board devicesGuam has the Lasso lane over 8" due to the large board, should use shorter lasso calbe for Guam.Customer need to follow the MBDG.

Discrete GPU: Not InstallUMA: Install

CN80 100nF_X5R_10V 0402 ICN80 100nF_X5R_10V 0402 I

CN107 100nF_X5R_6.3V 0201 ICN107 100nF_X5R_6.3V 0201 I







CN54 100nF_X5R_6.3V 0201 NICN54 100nF_X5R_6.3V 0201 NI








CN58 100nF_X5R_6.3V 0201 NICN58 100nF_X5R_6.3V 0201 NICN60 100nF_X5R_6.3V 0201 NICN60 100nF_X5R_6.3V 0201 NI






PART 2 OF 6

PC

IE I/

F G

FXPCIE I/F GPP

PCIE I/F SB

UN3B

RS880M

PART 2 OF 6

PC

IE I/

F G

FXPCIE I/F GPP

PCIE I/F SB

UN3B

RS880M

SB_TX3P AD5SB_TX3N AE5

GPP_TX2P AA2GPP_TX2N AA1GPP_TX3P Y1GPP_TX3N Y2

SB_RX3PW5SB_RX3NY5

GPP_RX2PAD1GPP_RX2NAD2GPP_RX3PV5GPP_RX3NW6

SB_TX0P AD7SB_TX0N AE7SB_TX1P AE6SB_TX1N AD6

SB_RX0PAA8SB_RX0NY8SB_RX1PAA7SB_RX1NY7

PCE_CALRP(PCE_BCALRP) AC8PCE_CALRN(PCE_BCALRN) AB8

SB_TX2N AC6SB_RX2PAA5SB_RX2NAA6

SB_TX2P AB6

GPP_RX0PAE3GPP_RX0NAD4GPP_RX1PAE2GPP_RX1NAD3

GPP_TX0P AC1GPP_TX0N AC2GPP_TX1P AB4GPP_TX1N AB3

GFX_RX0PD4GFX_RX0NC4GFX_RX1PA3GFX_RX1NB3GFX_RX2PC2GFX_RX2NC1GFX_RX3PE5GFX_RX3NF5GFX_RX4PG5GFX_RX4NG6GFX_RX5PH5GFX_RX5NH6GFX_RX6PJ6GFX_RX6NJ5GFX_RX7PJ7GFX_RX7NJ8GFX_RX8PL5GFX_RX8NL6GFX_RX9PM8GFX_RX9NL8GFX_RX10PP7GFX_RX10NM7GFX_RX11PP5GFX_RX11NM5GFX_RX12PR8GFX_RX12NP8GFX_RX13PR6GFX_RX13NR5GFX_RX14PP4GFX_RX14NP3GFX_RX15PT4GFX_RX15NT3

GFX_TX0P A5GFX_TX0N B5GFX_TX1P A4GFX_TX1N B4GFX_TX2P C3GFX_TX2N B2GFX_TX3P D1GFX_TX3N D2GFX_TX4P E2GFX_TX4N E1GFX_TX5P F4GFX_TX5N F3GFX_TX6P F1GFX_TX6N F2GFX_TX7P H4GFX_TX7N H3GFX_TX8P H1GFX_TX8N H2GFX_TX9P J2GFX_TX9N J1

GFX_TX10P K4GFX_TX10N K3GFX_TX11P K1GFX_TX11N K2GFX_TX12P M4GFX_TX12N M3GFX_TX13P M1GFX_TX13N M2GFX_TX14P N2GFX_TX14N N1GFX_TX15P P1GFX_TX15N P2

GPP_TX4P Y4GPP_TX4N Y3GPP_TX5P V1GPP_TX5N V2

GPP_RX4PU5GPP_RX4NU6GPP_RX5PU8GPP_RX5NU7





RN122K_1%

0402I

RN122K_1%

0402I

CN12 100nF_X5R_10V 0402 ICN12 100nF_X5R_10V 0402 ICN14 100nF_X5R_10V 0402 ICN14 100nF_X5R_10V 0402 I






















RN11 1.27K_1%0402 IRN11 1.27K_1%0402 I




5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

ULVDS_DDC_CLK

NB_PWRGD_RNB_LDT_STOP#NB_ALLOW_LDTSTOP

TEST_EN

AVDDQ

AVDD

VDDA18HTPLL

PLLVDD18PLLVDD

VDDA18PCIEPLL

ULVDS_DDC_DATA

RS880_AUX_CAL

NB_ALLOW_LDTSTOP

ULVDS_DDC_DATA

ULVDS_DDC_CLK

CLK_GFXCLK_GFX#

NB_PWRGD_R

PLLVDD18

PLLVDD

UCRT_DDC_CLK

UCRT_DDC_DATA

NB_LDT_STOP#

ULVDS_A_CLKP 52ULVDS_A_CLKN 52

ULVDS_A_DN1 52

ULVDS_A_DN0 52

ULVDS_A_DN2 52

ULVDS_A_DP1 52

ULVDS_A_DP0 52

ULVDS_A_DP2 52

UCRT_R52

UCRT_B52

UCRT_G52

UCRT_DDC_CLK52UCRT_DDC_DATA52

UCRT_VSYNC17,52UCRT_HSYNC17,52

ULVDS_DDC_CLK 52

ULVDS_DDC_DATA 52

ULVDS_INV_EN 50ULVDS_PWM 50ULVDS_VCC_EN 50

PM_SUS_STAT# 20,36

ALLOW_LDTSTOP19

CLK_HT_REF#9CLK_HT_REF9

STRP_DATA68

SUS_STAT#_R

NB_PWRGD20

CLK_NBLINK9CLK_NBLINK#9

NB_OSC_R9

A_RST#_R219

CLK_GFX9CLK_GFX#9

UTMDS_DDC_DATA51UTMDS_DDC_CLK51

UHDMI_DET 51

LDT_STOP#11,19

+V3.3S

+V1.1S

+V1.1S

+V3.3S

+V1.8S

+V1.8S

+V1.8S

+V1.8S

+V1.8S

+V1.8S

+V3.3S

+V1.8S

+V1.8S

Title




PM 0.1

RS880M-SYSTEM I/F



Title




PM 0.1

RS880M-SYSTEM I/F



Title




PM 0.1

RS880M-SYSTEM I/F



DEBUG_OUT0RS880M DEBUG PIN MAPPING

DEBUG_OUT1DEBUG_OUT2DEBUG_OUT3

DEBUG_OUT4DEBUG_OUT5

DEBUG_OUT6DEBUG_OUT7

LVDS_BLONTMDS_HPD

LVDS_DIGON

LVDS_ENA_BL

HPDAUX_CAL

AUX1NAUX1P

Termination resstors < 1 inch trace**

110mA

20mA

4mA

Discrete GPU: InstallUMA: Not Install



65mA20mA

20mA120mA

15mA

300mA



High enable

RN490_5%0402

NI

RN490_5%0402

NI

RN160_5%0402

I

RN160_5%0402

I

RN284.7K_5%0402I

RN284.7K_5%0402I

FBN8 220_0.25A

0402 NI

FBN8 220_0.25A

0402 NI

CN12022uF_X5R_6.3V

0805I

CN12022uF_X5R_6.3V

0805I

CN1142.2uF_X5R_10V0603I

CN1142.2uF_X5R_10V0603I

RN22 715_1%0402 NIRN22 715_1%0402 NI

RN144.7K_5%0402NI

RN144.7K_5%0402NI

PART 3 OF 6

PM

CLO

CK

sPL

L PW

R

MIS.

CR

T/TV

OU

TLV

TM

UN3C

RS880M

PART 3 OF 6

PM

CLO

CK

sPL

L PW

R

MIS.

CR

T/TV

OU

TLV

TM

UN3C

RS880M

VDDA18HTPLLH17

SYSRESETbD8POWERGOODA10LDTSTOPbC10ALLOW_LDTSTOPC12

REFCLK_P/OSCIN(OSCIN)E11

PLLVDD(NC)A12

HPD(NC) D10DDC_DATA0/AUX0N(NC)B8DDC_CLK0/AUX0P(NC)A8

THERMALDIODE_P AE8THERMALDIODE_N AD8

I2C_CLKB9

STRP_DATAB10

GFX_REFCLKPT2GFX_REFCLKNT1

GPP_REFCLKPU1GPP_REFCLKNU2

PLLVDD18(NC)D14PLLVSS(NC)B12

TXOUT_L0P(NC) A22TXOUT_L0N(NC) B22TXOUT_L1P(NC) A21TXOUT_L1N(NC) B21TXOUT_L2P(NC) B20

TXOUT_L2N(DBG_GPIO0) A20TXOUT_L3P(NC) A19

TXOUT_U0P(NC) B18

TXOUT_L3N(DBG_GPIO2) B19

TXOUT_U0N(NC) A18TXOUT_U1P(PCIE_RESET_GPIO3) A17TXOUT_U1N(PCIE_RESET_GPIO2) B17

TXOUT_U2P(NC) D20TXOUT_U2N(NC) D21

TXOUT_U3P(PCIE_RESET_GPIO5) D18TXOUT_U3N(NC) D19

TXCLK_LP(DBG_GPIO1) B16TXCLK_LN(DBG_GPIO3) A16

TXCLK_UP(PCIE_RESET_GPIO4) D16TXCLK_UN(PCIE_RESET_GPIO1) D17

VDDLTP18(NC) A13VSSLTP18(NC) B13

C_Pr(DFT_GPIO5)E17Y(DFT_GPIO2)F17COMP_Pb(DFT_GPIO4)F15

RED(DFT_GPIO0)G18

TMDS_HPD(NC) D9I2C_DATAA9

TESTMODE D13

HT_REFCLKNC24HT_REFCLKPC25

SUS_STAT#(PWM_GPIO5) D12

GREEN(DFT_GPIO1)E18

BLUE(DFT_GPIO3)E19

DAC_VSYNC(PWM_GPIO6)B11DAC_HSYNC(PWM_GPIO4)A11

DAC_RSET(PWM_GPIO1)G14

AVDD1(NC)F12AVDD2(NC)E12

REDb(NC)G17

GREENb(NC)F18

AVDDDI(NC)F14AVSSDI(NC)G15AVDDQ(NC)H15AVSSQ(NC)H14

VDDLT18_2(NC) B15VDDLT33_1(NC) A14VDDLT33_2(NC) B14

VSSLT1(VSS) C14VSSLT2(VSS) D15

VDDLT18_1(NC) A15

VSSLT3(VSS) C16VSSLT4(VSS) C18VSSLT5(VSS) C20

LVDS_DIGON(PCE_TCALRP) E9LVDS_BLON(PCE_RCALRP) F7

LVDS_ENA_BL(PWM_GPIO2) G12

VSSLT6(VSS) E20

VDDA18PCIEPLL1D7VDDA18PCIEPLL2E7

BLUEb(NC)F19

AUX_CAL(NC)C8

GPPSB_REFCLKP(SB_REFCLKP)V4GPPSB_REFCLKN(SB_REFCLKN)V3

DDC_DATA1/AUX1N(NC)A7DDC_CLK1/AUX1P(NC)B7

DAC_SCL(PCE_RCALRN)F8DAC_SDA(PCE_TCALRN)E8

REFCLK_N(PWM_GPIO3)F11

VSSLT7(VSS) C22

RSVDG11

RN351K_5%0402I

RN351K_5%0402I

FBN3 220_0.25A 0402 NIFBN3 220_0.25A 0402 NI

TP6TP6 1

RN384.7K_5%0402I

RN384.7K_5%0402I

CN49100nF_X5R_10V0402NI

CN49100nF_X5R_10V0402NI

UN2

74LVC1G07GW

UN2

74LVC1G07GW

2 4

53

1

RN34 0_5%0402 IRN34 0_5%0402 I

RN39 0_5%0402 IRN39 0_5%0402 I

RN372.2K_5%0402I

RN372.2K_5%0402I

CN1152.2uF_X5R_10V0603I

CN1152.2uF_X5R_10V0603I

RN450_5%0402

I

RN450_5%0402

I

FBN11 220_2A

0805 NI

FBN11 220_2A

0805 NI

RN170_5%0402

I

RN170_5%0402

I

RN294.7K_5%

0402I

RN294.7K_5%

0402I

RN194.7K_5%

0402NI

RN194.7K_5%

0402NI

CN1172.2uF_Y5V_10V0603NI

CN1172.2uF_Y5V_10V0603NI

CN522.2uF_X5R_10V0603NI

CN522.2uF_X5R_10V0603NI

RN47 0_5%0402 IRN47 0_5%0402 I

RN482K_5%

0402I

RN482K_5%

0402I

RN261.8K_5%0402I

RN261.8K_5%0402I

CN116100nF_Y5V_10V

0402NI

CN116100nF_Y5V_10V

0402NI

RN460_5%0402

NI

RN460_5%0402

NI

RN234.7K_5%0402NI

RN234.7K_5%0402NI

FBN7 220_0.25A 0402 IFBN7 220_0.25A 0402 I

FBN6 220_0.25A 0402 IFBN6 220_0.25A 0402 I

CN512.2uF_X5R_10V0603NI

CN512.2uF_X5R_10V0603NI

FBN2 220_0.25A 0402 NIFBN2 220_0.25A 0402 NI

RN20 150_1%0402 NIRN20 150_1%0402 NI

RN21 150_1%0402 NIRN21 150_1%0402 NI

CN1194.7uF_Y5V_6.3V

0603NI

CN1194.7uF_Y5V_6.3V

0603NI

RN18 140_1%0402 NIRN18 140_1%0402 NI

FBN9 220_0.25A 0402 IFBN9 220_0.25A 0402 I

CN113 2.2uF_X5R_10V0603 ICN113 2.2uF_X5R_10V0603 I

RN154.7K_5%

0402NI

RN154.7K_5%

0402NI

CN118 2.2uF_X5R_10V0603 ICN118 2.2uF_X5R_10V0603 I

RN364.7K_5%0402I

RN364.7K_5%0402I

RN440_5%0402

I

RN440_5%0402

I

RN240_5%0402

I

RN240_5%0402

ICN64100nF_Y5V_10V

0402I

CN64100nF_Y5V_10V

0402I

FBN10 220_0.25A 0402 IFBN10 220_0.25A 0402 I


5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

SPM_A13SPM_A12

SPM_COMPPSPM_COMPN

SPM_A2SPM_A3

SPM_A0

SPM_BA0SPM_BA1

SPM_CKE

SPM_WE#SPM_CS#

SPM_RAS#SPM_CAS#

SPM_BA2

SPM_ODT

SPM_A10SPM_A11

SPM_A8SPM_A9

SPM_A1

SPM_A6SPM_A7

SPM_A4SPM_A5

SPM_CLKP

SPM_DQ8

SPM_DQ2

SPM_DQ14

SPM_DQ6SPM_DQ7

SPM_DQ3

SPM_DQ10SPM_DQ11SPM_DQ12

SPM_DQ15

SPM_DQ1SPM_DQ0

SPM_DQ13

SPM_DQ4SPM_DQ5

SPM_DQ9

SPM_DQS0N

SPM_DM1

SPM_DQS1PSPM_DQS1N

SPM_DQS0P

SPM_DM0

SPM_CLKN

SPM_VREF

SPM_VREF1

SPM_VREF2

SPM_BA2

SPM_CLKP

SPM_A13

SPM_VREF1SPM_VREF2

SPM_DQS1P

SPM_A6SPM_A7SPM_A8

SPM_A2

SPM_DQS0P

SPM_ODT

SPM_DQS1N

SPM_DM1

SPM_A5

SPM_A1

SPM_A4

SPM_CAS#

SPM_CS#

SPM_CKE

SPM_RAS#

SPM_WE#

SPM_DM0

SPM_BA0

SPM_A0

SPM_A3

SPM_BA1

SPM_A9SPM_A10

SPM_CLKN

SPM_A11

SPM_DQS0N

SPM_A12

SPM_DQ2

SPM_DQ0

SPM_DQ1


SPM_DQ6SPM_DQ4

SPM_DQ15SPM_DQ12


SPM_DQ10

SPM_DQ13SPM_DQ8

SPM_VREF

SP_DDR3_RST#20

UCRT_VSYNC16,52

UCRT_HSYNC16,52

+V1.1S

+V3.3S

+V3.3S

+V1.5S

+V1.5S

+V1.5S

+V1.5S

+V1.5S

+V1.5S

+V1.5S

+V1.8S

Title




PM 0.1

RS880M-SPMEM/STRAPS


Custom17 68Wednesday, August 26, 2009 18:3

ldasystem.com · 2014. 8. 2. · ldasystem.com

Documents