Upload File

lpddr3/ddr3 phy - silvacothis phy can support 1.6gbps lpddr3 with 32-bit 1-channel and 1.6gbps ddr3...

  • Home
  • Documents
  • LPDDR3/DDR3 PHY - SilvacoThis PHY can support 1.6Gbps LPDDR3 with 32-bit 1-channel and 1.6Gbps DDR3 with 32/64-bit 1-channel configurations. It is DFI3.0 compliant with a frequency
1
This PHY can support 1.6Gbps LPDDR3 with 32-bit 1-channel and 1.6Gbps DDR3 with 32/64-bit 1-channel configurations. It is DFI3.0 compliant with a frequency ratio of 1:2. LPDDR3/DDR3 PHY Features • Samsung Foundry 11nm low power CMOS device technology • Supports 1.6Gbps LPDDR3 • Supports 1.6Gbps DDR3 • Off-chip driver (OCD) • Support Retention IO • On-die term (ODT) • Auto training after Memory initialization • Gate Training • Write/Read bit Training • Power supply • 1.0V PHY Core Voltage (typical) HEADQUARTERS 2811 Mission College Blvd., 6th Floor Santa Clara, CA 95054 WWW.SILVACO.COM Rev 082020_01 71203 JAPAN [email protected] KOREA [email protected] TAIWAN [email protected] SINGAPORE [email protected] CHINA [email protected] CALIFORNIA [email protected] MASSACHUSETTS [email protected] TEXAS [email protected] EUROPE [email protected] FRANCE [email protected] For more information, please contact us at [email protected]. ©Copyright Silvaco, Inc. All rights reserved. Silvaco is a registered trademark of Silvaco, Inc. Samsung Foundry is a trademark of Samsung Electronics Co. Ltd. All other names mentioned herein are trademarks or registered trademark of their respective owners. All information provided is for reference purposes only and may be changed without notice. Deliverables • Model and softmacro netlist • Timing LIB • DFT Model and netlist • CIR, GDS2 and LEF. • Technical Datasheet

Upload: others

Post on 09-Feb-2021

1 views

Category:

Documents


0 download

Report

TRANSCRIPT

  • This PHY can support 1.6Gbps LPDDR3 with 32-bit 1-channel and 1.6Gbps DDR3 with 32/64-bit 1-channel configurations. It is DFI3.0 compliant with a frequency ratio of 1:2.

    LPDDR3/DDR3 PHY

    Features • Samsung Foundry 11nm low power CMOS device technology

    • Supports 1.6Gbps LPDDR3

    • Supports 1.6Gbps DDR3

    • Off-chip driver (OCD)

    • Support Retention IO

    • On-die term (ODT)

    • Auto training after Memory initialization

    • Gate Training

    • Write/Read bit Training

    • Power supply

    • 1.0V PHY Core Voltage (typical)

    HEADQUARTERS 2811 Mission College Blvd., 6th Floor Santa Clara, CA 95054

    WWW.SILVACO.COMRev 082020_0171203

    JAPAN [email protected] KOREA [email protected] TAIWAN [email protected] SINGAPORE [email protected] CHINA [email protected]

    CALIFORNIA [email protected] [email protected] TEXAS [email protected] EUROPE [email protected] FRANCE [email protected]

    For more information, please contact us at [email protected].

    ©Copyright Silvaco, Inc. All rights reserved. Silvaco is a registered trademark of Silvaco, Inc. Samsung Foundry is a trademark of Samsung Electronics Co. Ltd. All other names mentioned herein are trademarks or registered trademark of their respective owners.

    All information provided is for reference purposes only and may be changed without notice.

    Deliverables• Model and softmacro netlist

    • Timing LIB

    • DFT Model and netlist

    • CIR, GDS2 and LEF.

    • Technical Datasheet

    https://silvaco.com/https://www.linkedin.com/company/silvaco?trk=tyahhttps://www.facebook.com/SilvacoSoftware/https://twitter.com/SilvacoSoftwarehttps://www.youtube.com/user/SilvacoUSA/featured?disable_polymer=1

Micron DDR3

Mobile LPDDR3 SDRAM - Pine64files.pine64.org/doc/rock64/SPECTEK_178B_32GB_V91M_MOBILE_LPDDR3.pdf · 32Gb: 178-Ball, 4x8Gb Mobile LPDDR3 SDRAM Features ® ‡Products and specifications

Memory Interface Verification and Debug - Tektronixcn.tek.com/dl/2014geo-wuhan-1.pdf · ddr3 jesd79- 3f ddr3l jesd79-3-1 ddr4 jesd79-4 lpddr jesd209a lpddr2 jesd209-2e lpddr3 jesd209-3

DDRA DDR-LP4 Memory Interface Electrical … · ddr3 jesd79- 3f ddr3l jesd79-3-1 ddr4 jesd79-4a lpddr jesd209b lpddr2 jesd209-2e lpddr3 jesd209-3b lpddr4/lpddr4x jesd209-4 gddr5 jesd212

World’s First LPDDR3 Enabling for Mobile …...World’s First LPDDR3 Enabling for Mobile Application Processors System Contents Introduction Problem Statements at Early mobile platform

8Gb LPDDR3 (x32) 16Gb LPDDR3 (x32)files.pine64.org/doc/datasheet/pine64/FORESEE... · dpd (deep power down) ... s3dq vssq d lp ddr3 at io _t _c e ca7 ca6 vss vss vssq vddq dq14 dq13

2Gb LPDDR3 Specification · 2020. 8. 11. · Read Latency (RL): 3, 6, 8, 9, 10, ... DLL is not implemented Low power consumption JEDEC LPDDR3-compliance ... APM LPDDR3 2Gb.pdf - Rev

32Gb LPDDR3 (x32) H9CCNNNCLTMLAR-NxDfiles.pine64.org/doc/rock64/H9CCNNNCLTMLAR(Rev1.2).pdf · Rev 1.2 / Jul. 2015 5 H9CNNNNCLTMLAR LPDDR3 32Gb(x32) ORDERING INFORMATION Part Number

LPDDR3 and LPDDR4 - JEDEC

Reference Schematic For RK1808€¦ · 21.POWER_PMIC RK809-2 25.USB 3.0/USB2.0 HOST 30.RAM DDR3 2X16bit 31.RAM LPDDR3 1X32bit 38.RAM ddr4 4x16bit 41.EMMC 42.SPI FLASH 47.CAMERA-CIF

D73CAG01168RD HIGH PERFORMANCE 1Gbit DDR3 …konkur.de/content/files/pdf/delson/D73CAG01168RDJJ11.pdf · DDR3-800 DDR3-1066 DDR3-1333 DDR3-1600 DDR3-1866 ... 1Gb DDR3 SDRAM Addressing

Signata Memory Interface DDR3 Analysis Suite Datasheet · Signata Memory Interface DDR3 Analysis Suite Datasheet ... (JESD79 -3F) and LPDDR3 ... Signata Memory Interface DDR3 Analysis

Xilinx Answer Record 51204 - MIG 7 Series DDR2/DDR3 PHY Only … · 2021. 1. 21. · • Memory Controller DDR signals (mc_address, mc_bank , mc_cs_n, m c_ras_n, mc_cas_n, mc_we_n,

AN520: DDR3 SDRAM Memory Interface Termination and Layout ... · the use of the Altera DDR3 SDRAM ALTMEM PHY megafunction with read and write leveling. f For more information on the

8Gb LPDDR3 (x32) 16Gb LPDDR3 (x32) - linux-sunxi · 2017-03-10 · ORDERING INFORMATION 8Gb,16Gb: 178-Ball, LPDDR3 SDRAM Part Number Memory Combination Operation Voltage Density Speed

Introduction to LPDDR3 - Home | JEDEC Lee...Introduction to LPDDR3 LPDDR3 Symposium 2012 Sangeun Lee SK hynix Inc. LPDDR3 Market Introduction LPDDR3: Perfect Solution for Mobile Applications

216b 16gb 2c0f Mobile Lpddr3

An overview of LPDDR3 commands, operations, and functions. · An overview of LPDDR3 commands, operations, and functions. LPDDR3 Symposium 2012. ... Addressing – Overlap between

DDR PHY Test Solution - Tektronix · DDR PHY Test Solution . 2 Agenda DDR Technology Overview and Roadmap DDR4 – Specification Changes LPDDR3 ... VDD = 1.2V) got by extending the

ITEL EO PROCESSOR E3-1500 V P RODUCT FAMI LY · E3-1500M v6 Intel® CM238 Chipset PCI Express* 3.0 DDR4-2400, LPDDR3-2133, DDR3-1600, ECC DDR4-2400, LPDDR3-2133, DDR3-1600, ECC Intel®

D9030DDRC DDR3 and LPDDR3 Compliance Test Application …

AN520: DDR3 SDRAM Memory Interface Termination … · DDR3 SDRAM PHYs without leveling typically have a slightly lower PHY latency when compared to the DDR3 SDRAM PHY with leveling

Techniques for Verification and Debugging of LPDDR3 … · Techniques for Verification and Debugging of LPDDR3 Memory Designs Anshuman Bhat –Product Manager Tektronix Mobile Forum

IPUG96 - DDR3 PHY IP Core User's Guide

Xeon+FPGA Platform for the Data Centercalcm/carl/lib/exe/...IVB+FPGA Software Development Platform 14 QPI DDR3 DDR3 DDR3 DDR3 DDR3 PCIe* 3.0 x8 DMI2 PCIe* 3.0 x8 PCIe* 3.0 x8 PCIe*

Keysight U7231B, U7231C DDR3 and LPDDR3 … · based on the JEDEC 1 JESD79-3F and JESD79-3-1 DDR3 SDRAM Specification In addition, the application features Custom mode, which covers

TPS51116 Complete DDR, DDR2, DDR3, DDR3L, LPDDR3 … · TPS51116 Complete DDR, DDR2, DDR3, DDR3L, LPDDR3 and DDR4 Power Solution Synchronous Buck Controller, 3-A LDO, Buffered Reference

MIG 7 Series DDR2/3 – PHY Only Design - Xilinx - All ... · full 7 series MIG DDR3/DDR3 design meets or exceeds customer memory de sign requirements. However, some ... MIG 7 Series

Intel Compute Card - Mouser Electronics · 2018-01-09 · RAM 4 GB soldered, dual-channel LPDDR3-1866 4 GB soldered, dual-channel LPDDR3-1866 4 GB soldered, dual-channel LPDDR3-1866

IPUG96 - DDR3 PHY IP Core User’s Guide · IPUG96_01.1, March 2012 4 DDR3 PHY IP Core User’s Guide The Double Data Rate (DDR3) Physical Interface (PHY) IP co re is a general purpose

DDR3 Micron

LPDDR3 and LPDDR4 - JEDEC · LPDDR4 3200 2-channel LPDDR4 4266 4-channel LPDDR4 3200 4-Channel LPDDR4 4266 Not including: Memory core power, address/control bus, PHY power, memory

P43DE3 UM - BitGravityasrock.pc.cdn.bitgravity.com/Manual/P43DE3.pdf · 2.4 Installation of Heatsink and CPU fan ... 1600 DDR3 800, DDR3 1066, DDR3 1333, DDR3 1600 ... P43DE3 2) 3)

Troubleshooting DDR3 memory interfaces - Rohde & Schwarz...LPDDR3 (JESD209-3C) standards. Using images and text, it conveniently guides the user through the measurements and indicates

DDR4/DDR3 PHY for Automotive · 2020. 11. 16. · The Samsung Foundry DDR combo PHY supports 3.2Gbps DDR4 or 2.1Gbps DDR3 with a 32/64-bit 1-channel configuration. It is DFI4.0 compliant