processor presentation editted
TRANSCRIPT
-
8/3/2019 Processor Presentation Editted
1/62
ComputerandMicroprocessor
-
8/3/2019 Processor Presentation Editted
2/62
Computer is an electronic devicethat processes raw data to give
information.
computercompu
ter
-
8/3/2019 Processor Presentation Editted
3/62
Types of Computer Classification of computers is based on
the usage, speed and size of computers
Microcomputers
-
8/3/2019 Processor Presentation Editted
4/62
MicrocomputersMicrocomputers::
Microcomputers are single userMicrocomputers are single usercomputer with input outputcomputer with input outputdevices, single in number.devices, single in number.
E.g. desktops, laptops, mobilesE.g. desktops, laptops, mobiles
http://www.google.co.in/imgres?imgurl=http://img.tfd.com/cde/MINICOMP.GIF&imgrefurl=http://encyclopedia2.thefreedictionary.com/minicomputer&h=339&w=483&sz=7&tbnid=gnAfyrOTxfLq2M:&tbnh=91&tbnw=129&prev=/images?q=minicomputer&zoom=1&q=minicomputer&hl=en&usg=__uE-LPPgzye0r_4qwdWQbSGdTqzc=&sa=X&ei=pR4xTZ3AKsW5cfqD7cYH&ved=0CCUQ9QEwAg -
8/3/2019 Processor Presentation Editted
5/62
Minicomputer: A multi-usercomputer capableof supporting 10 to hundreds of userssimultaneously
http://www.google.co.in/imgres?imgurl=http://img.tfd.com/cde/MINICOMP.GIF&imgrefurl=http://encyclopedia2.thefreedictionary.com/minicomputer&h=339&w=483&sz=7&tbnid=gnAfyrOTxfLq2M:&tbnh=91&tbnw=129&prev=/images?q=minicomputer&zoom=1&q=minicomputer&hl=en&usg=__uE-LPPgzye0r_4qwdWQbSGdTqzc=&sa=X&ei=pR4xTZ3AKsW5cfqD7cYH&ved=0CCUQ9QEwAg -
8/3/2019 Processor Presentation Editted
6/62
Mainframe: A powerful multi-usercomputer
capable of supporting many hundreds orthousands of users simultaneously
-
8/3/2019 Processor Presentation Editted
7/62
Supercomputer: An extremely fast computerthat can perform hundreds of millions ofinstructions per second.
-
8/3/2019 Processor Presentation Editted
8/62
Block diagram ofBlock diagram ofcomputercomputer
ALU
CU
ARITHMETIC & LOGICAL
UNIT
CONTROL UNIT
CPU(central processing unit)
INPUT UNIT OUTPUT UNIT
MEMORY UNIT
MU
-
8/3/2019 Processor Presentation Editted
9/62
Computer can be divided into two parts, thatComputer can be divided into two parts, that
are:are:
>>Hardware>>Hardware>>Software>>Software
All the physical components of a computerwhich can be seen & touched is calledhardware. That is the basic structure of
computer.
-
8/3/2019 Processor Presentation Editted
10/62
-
8/3/2019 Processor Presentation Editted
11/62
Processor is a digital semiconductordevice which is main & costliercomponents of the system .It is alsocalled the brain of the computer .
CpuCpu
-
8/3/2019 Processor Presentation Editted
12/62
The user can enter the data & instructionswith the help of input device.
INPUT DEVICEINPUT DEVICE
-
8/3/2019 Processor Presentation Editted
13/62
The result can be displayed by the deviceslike printer,moniter,speaker etc calledoutput devices.
Output DeviceOutput Device
-
8/3/2019 Processor Presentation Editted
14/62
Main circuit board of the system. It containsthe interfaces for the microprocessor,BIOS( Basic Input output System) memoryand storage devices.
MotherboardMotherboard
-
8/3/2019 Processor Presentation Editted
15/62
A Power Supply is the device that transfersElectric energy from the source to the loadusing electric circuits
Power SupplyPower Supply
-
8/3/2019 Processor Presentation Editted
16/62
http://www.google.co.in/imgres?imgurl=http://cws.gtc.edu/departments/Library/Library%20Technology%20Tips%20webpage/floppy.jpg&imgrefurl=http://cws.gtc.edu/departments/Library/Library%20Technology%20Tips%20webpage/floppy_disks.htm&h=358&w=350&sz=38&tbnid=N2Bi8FJNmlqchM:&tbnh=121&tbnw=118&prev=/images?q=floppy&zoom=1&q=floppy&hl=en&usg=__zSFGvsPClB5leT0qYWDmGV-Tv44=&sa=X&ei=MN2WTP3dGoOivgPg3OWZDQ&ved=0CCYQ9QEwBQhttp://www.google.co.in/imgres?imgurl=http://cws.gtc.edu/departments/Library/Library%20Technology%20Tips%20webpage/floppy.jpg&imgrefurl=http://cws.gtc.edu/departments/Library/Library%20Technology%20Tips%20webpage/floppy_disks.htm&h=358&w=350&sz=38&tbnid=N2Bi8FJNmlqchM:&tbnh=121&tbnw=118&prev=/images?q=floppy&zoom=1&q=floppy&hl=en&usg=__zSFGvsPClB5leT0qYWDmGV-Tv44=&sa=X&ei=MN2WTP3dGoOivgPg3OWZDQ&ved=0CCYQ9QEwBQhttp://www.google.co.in/imgres?imgurl=http://cws.gtc.edu/departments/Library/Library%20Technology%20Tips%20webpage/floppy.jpg&imgrefurl=http://cws.gtc.edu/departments/Library/Library%20Technology%20Tips%20webpage/floppy_disks.htm&h=358&w=350&sz=38&tbnid=N2Bi8FJNmlqchM:&tbnh=121&tbnw=118&prev=/images?q=floppy&zoom=1&q=floppy&hl=en&usg=__zSFGvsPClB5leT0qYWDmGV-Tv44=&sa=X&ei=MN2WTP3dGoOivgPg3OWZDQ&ved=0CCYQ9QEwBQ -
8/3/2019 Processor Presentation Editted
17/62
Memory is like pages of notebook with space
for fixed no. of binary digit on each line . It is needed to store programs data & result.
MemoryMemory
http://www.google.co.in/imgres?imgurl=http://cws.gtc.edu/departments/Library/Library%20Technology%20Tips%20webpage/floppy.jpg&imgrefurl=http://cws.gtc.edu/departments/Library/Library%20Technology%20Tips%20webpage/floppy_disks.htm&h=358&w=350&sz=38&tbnid=N2Bi8FJNmlqchM:&tbnh=121&tbnw=118&prev=/images?q=floppy&zoom=1&q=floppy&hl=en&usg=__zSFGvsPClB5leT0qYWDmGV-Tv44=&sa=X&ei=MN2WTP3dGoOivgPg3OWZDQ&ved=0CCYQ9QEwBQhttp://www.google.co.in/imgres?imgurl=http://cws.gtc.edu/departments/Library/Library%20Technology%20Tips%20webpage/floppy.jpg&imgrefurl=http://cws.gtc.edu/departments/Library/Library%20Technology%20Tips%20webpage/floppy_disks.htm&h=358&w=350&sz=38&tbnid=N2Bi8FJNmlqchM:&tbnh=121&tbnw=118&prev=/images?q=floppy&zoom=1&q=floppy&hl=en&usg=__zSFGvsPClB5leT0qYWDmGV-Tv44=&sa=X&ei=MN2WTP3dGoOivgPg3OWZDQ&ved=0CCYQ9QEwBQhttp://www.google.co.in/imgres?imgurl=http://cws.gtc.edu/departments/Library/Library%20Technology%20Tips%20webpage/floppy.jpg&imgrefurl=http://cws.gtc.edu/departments/Library/Library%20Technology%20Tips%20webpage/floppy_disks.htm&h=358&w=350&sz=38&tbnid=N2Bi8FJNmlqchM:&tbnh=121&tbnw=118&prev=/images?q=floppy&zoom=1&q=floppy&hl=en&usg=__zSFGvsPClB5leT0qYWDmGV-Tv44=&sa=X&ei=MN2WTP3dGoOivgPg3OWZDQ&ved=0CCYQ9QEwBQ -
8/3/2019 Processor Presentation Editted
18/62
PRIMARYSECONDARY
M (Volat ile or Temporary )
ROM (Non-Volatile or Permanent)
MAGNETIC OPTICAL
MEMORY
*SRAM*DRAM
PROMEPROMEEPROM
HARD DISCFLOPPY DISC
CDDVD
-
8/3/2019 Processor Presentation Editted
19/62
FLOPPY
HARD DISK
PEN DRIVE
-
8/3/2019 Processor Presentation Editted
20/62
RAM ROM(Random Access Memory) (Read Only Memory)
1> Its volatile memory non volatile
2> When power is off content Can store data even
of RAM get erased when power is off
3> RAM in G.B, M.B ROM in K.B
4> Its read write memory Read memory
5> less costly more costly
-
8/3/2019 Processor Presentation Editted
21/62
SRAM DRAM(Static RAM / (Dynamic RAM/
Cache memory) System memory)
1> Its made up flip flop made up by capacitor
2> no refreshing circuit here requiredRequired
3> Its faster then DRAM slower
4 >Its small size . Large size
5> costly and consume consume less powermore power
-
8/3/2019 Processor Presentation Editted
22/62
A set of instruction written for the microprocessor toperform a task is called program
A group of programs is called software.
Soft wares are designed using particular languagesthat are computer languages.
SoftwareSoftware
-
8/3/2019 Processor Presentation Editted
23/62
Low level languageEx- machine language
Assembly language
LLL are machine dependent
High level languageEx-BASIC-FORTRAN-C,c++,etc
HLL are user dependent.
ComputerComputer
languagelanguage
-
8/3/2019 Processor Presentation Editted
24/62
Language of 0 & 1 is called machinelanguage.
Machine languageMachine language
-
8/3/2019 Processor Presentation Editted
25/62
It is a language of Mnemonics. A program iswritten by using special codes calledMnemonics.
For ex-add for addition, sub for subtraction
0110011 Add a,b a+b
Assembly languageAssembly language
-
8/3/2019 Processor Presentation Editted
26/62
Assembler converts program written In assemblylanguage to machine code . Assembler is a software
program
ASSEMBLER Machine codeAssembly language
-
8/3/2019 Processor Presentation Editted
27/62
Converts hll to machine code
Interpreter & CompilerInterpreter & Compiler
-
8/3/2019 Processor Presentation Editted
28/62
It takes one instruction translate it and thenexecute it then it patches the 2nd instruction translate it and then execute it.
It does not translate the entire program at a
time.
InterpreterInterpreter
It t ranslate the whole program writ ten in hllto machine code.
CompilerCompiler
-
8/3/2019 Processor Presentation Editted
29/62
CISC-complex instruction setcomputing
(large no. Of instructions arerequired) RISC- Reduced instruction set
computing (Small no. Of instructions are
required)
Instruction Set:Instruction Set:
-
8/3/2019 Processor Presentation Editted
30/62
SOME IMPORTANT TERMS USEDSOME IMPORTANT TERMS USED
IN MICROPROCESSORIN MICROPROCESSOR
A BUS, in computing, is a set of physicalconnections (cables, printed circuits, etc.) which canbe shared by multiple hardware components in order
to communicate with one another.
ADDRESS BUS:- Address bus is used to carry the
addresses of data and stored in a memory location .It isalways unidirectional.
-
8/3/2019 Processor Presentation Editted
31/62
DATA BUSDATA BUS ata bus is used to carryata bus is used to carryhe data to and from thehe data to and from the
.icroprocessor .icroprocessor Whereas theWhereas the datadatabusbus carries actual data that iscarries actual data that isbeing processed.being processed. t is alwayst is alwaysidirectionalidirectional ontrol bus The physicalconnections that carry control
information between the cpu and
other devices within the computer.Forexample, one line of the bus is used toindicate whether the CPU is currentlyreading from or writing to main
memory
-
8/3/2019 Processor Presentation Editted
32/62
INTERNAL SPEEDINTERNAL SPEED(Back side Bus)(Back side Bus)
he speed with whichicro processor processhe data and executehe instructions is .alled Internal speed,t is measured in MHz.Hz for example. , .entium IV 2 4Ghz 2 8Hz
-
8/3/2019 Processor Presentation Editted
33/62
EXTERNAL SPEEDEXTERNAL SPEED
he speed with which microrocessor sends dataowards external memory( )AM is called external.peed It is also called( ).SB Front Side Bus Its always less thannternal speed and.easured in MHz For
xample 800Mhz
-
8/3/2019 Processor Presentation Editted
34/62
ISA : Industry Standards Architecture EISA : Extended Standards architecture PCI : Peripheral Component Interface PCIx: Peripheral Component interconnect
Express PCIe : Peripheral Component Interconnect
Extended.
Bus StandardsBus Standards
-
8/3/2019 Processor Presentation Editted
35/62
PIPELINING :An instruction pipelineis a technique used in thedesign of computers and other digital electronicdevices to increase their instruction throughputPipelining is a process where the microprocessor
start executing second instruction before theexecution of first instruction is completed. Due topipelining , multiple instructions can be executed inless time.
-
8/3/2019 Processor Presentation Editted
36/62
MAR and MBR
CPU exchange data with memoryusing two internal register namely ,MAR (memory address register) and
MBR (memory buffer register) .
MAR is used to specify address inmemory for the next read or write.
MBR contain the data written to thememory or receive from thememory .
-
8/3/2019 Processor Presentation Editted
37/62
Clock signals defines the times instances fora digital system
When the clock signal moves from 0 to 1, itis known as rising edge
If the clock signal moves from 1 to 0, it isknown as falling edge
Clock rate can be defined with the length ofthe clock cycle
R = 1/P (Clock rate is reciprocal of clock cycle)
Processor ClockProcessor Clock
-
8/3/2019 Processor Presentation Editted
38/62
LINKER: A linker is a program that is used tojoin several object files into one large object
file.
Terms related With Operating system
Operating System Provides an interfacebetween the user and the machine.(Window98, XP, Vista,Window7)
-
8/3/2019 Processor Presentation Editted
39/62
EditorEditor Used to create and modify theUsed to create and modify thesource programs or text, letters,source programs or text, letters,
numbers, punctuation marks, assemblynumbers, punctuation marks, assemblylanguage programs and higher languagelanguage programs and higher languageprogram.program.
LocatorLocator Used to assign the specificUsed to assign the specificaddress of the location where the objectaddress of the location where the objectcode is to be loaded into the memorycode is to be loaded into the memoryDEBUGGER: Debugger is a program that is used forerror checking after running the program.
-
8/3/2019 Processor Presentation Editted
40/62
System Performance Evaluation Corporation(SPEC) is an organization that selects and
publishes the application programs fordifferent application domains, with the testresults for commercially availablecomputers
SPEC:SPEC: System Performance EvaluationSystem Performance EvaluationCorporationCorporation
-
8/3/2019 Processor Presentation Editted
41/62
IT is a logical Programmable ,MultipurposeSemiconductor device.It takes binary inputs
Process it with the help of instruction andProduce Binary outputs.
MICROPROCESSORMICROPROCESSOR
-
8/3/2019 Processor Presentation Editted
42/62
ALU (ARITHMETIC& LOGIC UNIT) CONTROL UNIT DECODE UNIT PREFETCH UNIT
BUS UNIT INSTRUCTION CACHE UNIT DATA CACHE UNIT REGISTER UNIT
MICROPROCESSORMICROPROCESSOR
-
8/3/2019 Processor Presentation Editted
43/62
ARITHMETIC & LOGIC UNITARITHMETIC & LOGIC UNITPERFORM ALL THE AIRTHMATIC
CALCULATION SUCH AS ADDITON,SUBTRACTION AND THE LOGICAL
CALCULATION USING THE AND & OROPERATION.
-
8/3/2019 Processor Presentation Editted
44/62
CONTROLS THE FLOW OF THE DATA
AND INFORMATION TO OTHER UNITOF THE MICROPROCESSOR.
CONTROL UNITCONTROL UNIT
-
8/3/2019 Processor Presentation Editted
45/62
The decode Unit decodes or translates
complex machine language instructions intosimple format understood by the ALU andthe registers
DECODE UNITDECODE UNIT
-
8/3/2019 Processor Presentation Editted
46/62
This unit manage the flow in and out ofinstructions between the microprocessors
and main memory of computer
BUS UNITBUS UNIT
-
8/3/2019 Processor Presentation Editted
47/62
This unit store the data and instruction
in the microprocessor.
INSTRUCTION CACHE UNITINSTRUCTION CACHE UNIT
-
8/3/2019 Processor Presentation Editted
48/62
PREFETCH UNITPREFETCH UNITAnalyzes the data and decides howto process it by looking forinstructions in the instruction cache
-
8/3/2019 Processor Presentation Editted
49/62
Data from the Decoder Unit whichwill be used by the ALU are stored
DATA CACHE UNITDATA CACHE UNIT
-
8/3/2019 Processor Presentation Editted
50/62
ALU uses registers to store the data inorder to complete the task requestedby the Control Unit (Store data fortemporary)
REGISTER UNITREGISTER UNIT
-
8/3/2019 Processor Presentation Editted
51/62
>> Commercial Computer Processor Manufacturers
>> Make Processor for only thier dedicated
Computers or systems.
>> Make Processors for other devices
PENTIUM PROCESSORPENTIUM PROCESSOR
IBMZilog
Motarola SUN system
INTEL and AMD
Tech, Power PC, National semiconductors
-
8/3/2019 Processor Presentation Editted
52/62
EEvolution Ofvolution OfMMicroprocessorsicroprocessors::1971 4004 >> It has only 2300 transistors, 4-bit
Processor,108KHz.
1972 8008 >> first 8bit Processor
1974 4040/8080
1979 80186 >> 8086was first 16 bit processor
1982 80286
1985 80386 series >> 32 bit processor
1989 80486 series
1993 Pentium Family >> 32 bit processor
1997 Pentium II Family
1998 Celeron/Xeon Family
1999 Pentium III Family
2000 Pentium IV Family
-
8/3/2019 Processor Presentation Editted
53/62
Pentium processor has 32 bit and 64 bit
address bus Pentium processors use the RISC concept to
execute instruction It has a dual pipeline architecture
On-chip APIC (Advanced ProgrammableInterrupt Controller)
3.3V operation On chip cache memory separate code
cache and data cache each 8 KB
Some Points About PENTIUM ProcessorSome Points About PENTIUM Processor
PrefetcherPrefetcher Requests the instructions Requests the instructions
-
8/3/2019 Processor Presentation Editted
54/62
PrefetcherPrefetcher Requests the instructions Requests the instructionspresent in thepresent in the code cachecode cache
Prefetch BuffersPrefetch Buffers There are There are fourfourprefetch buffersprefetch buffers in the processor whichin the processor whichwork as two independent pairswork as two independent pairs
Instruction Decode UnitInstruction Decode Unit Process of Process of
decoding an instruction occurs in twodecoding an instruction occurs in twostagesstages
Control UnitControl Unit It consists of two units It consists of two unitsnamely;namely; MicrocodeMicrocode SequencerSequencer andand
Microcode Control ROMMicrocode Control ROM
-
8/3/2019 Processor Presentation Editted
55/62
SIP: Single inline pin package DIP: Dual inline pin package QUIP: Quad inline pin package
Packaging t ypes in ICsPackaging t ypes in ICs
http://www.google.co.in/imgres?imgurl=http://www.videospasm.com/photos/VideoSpasmbQ2eVw.jpg&imgrefurl=http://www.epromfoundry.com/home/?page_id=782&usg=__FHzxoMhaBFwXfoOvOLAA1J2dPCM=&h=600&w=800&sz=133&hl=en&start=6&zoom=0&tbnid=AJ2mhlM-nidqAM:&tbnh=107&tbnw=143&prev=/images?q=pic+IC+quip+package&um=1&hl=en&tbs=isch:1&um=1&itbs=1http://www.google.co.in/imgres?imgurl=https://www.egr.msu.edu/eceshop/Parts_Inventory/images/14%20Pin%20Dip%20IC.jpg&imgrefurl=https://www.egr.msu.edu/eceshop/Parts_Inventory/display_part_details.php?Part_Index=58&usg=__-Bk3oxtQ1sEFOCJwVQe9vNCqh14=&h=369&w=350&sz=15&hl=en&start=2&zoom=1&tbnid=YTts1wvgdRtyFM:&tbnh=122&tbnw=116&prev=/images?q=dip+Ic&um=1&hl=en&tbs=isch:1&um=1&itbs=1http://www.google.co.in/imgres?imgurl=http://media.digikey.com/photos/STMicro%20Photos/497-9-SIP%20SERIES.JPG&imgrefurl=http://in.digikey.com/1/3/index416.html&usg=__LQGaarDm_sBE3MTIaZeooP-fU38=&h=640&w=640&sz=124&hl=en&start=54&zoom=1&tbnid=7Aler_OvnOTc7M:&tbnh=137&tbnw=137&prev=/images?q=sip+connector&start=40&um=1&hl=en&sa=N&tbs=isch:1&um=1&itbs=1http://www.google.co.in/imgres?imgurl=http://media.digikey.com/photos/Mill-Max%20Mfg%20Photos/853-93-100-10-001000.jpg&imgrefurl=http://hk.digikey.com/1/3/indexb6.html&usg=__rh1FfPgLHMny6PGrFmtP9Su5ADI=&h=640&w=640&sz=114&hl=en&start=27&zoom=1&tbnid=q9blYxi9oTX2PM:&tbnh=137&tbnw=137&prev=/images?q=sip+connector&start=20&um=1&hl=en&sa=N&tbs=isch:1&um=1&itbs=1 -
8/3/2019 Processor Presentation Editted
56/62
Packaging Style Of MicroprocessorPackaging Style Of Microprocessor
DIP:- Dual In Line Pin PackageDIP:- Dual In Line Pin Package
-
8/3/2019 Processor Presentation Editted
57/62
:-GA Pin grid array-GA Pin grid array
PPGA: Plastic Pin GridPPGA: Plastic Pin Grid
-
8/3/2019 Processor Presentation Editted
58/62
Release 16/7/2009Jetking Infotrain Ltd.
In Plastic Pin Grid Array (PPGA), themicroprocessor is packed in square boxwhich fits into the Socket 370
PPGA:- Plastic Pin GridPPGA:- Plastic Pin GridArrayArray
BGA B ll idBGA B ll id ( t ll(controller
-
8/3/2019 Processor Presentation Editted
59/62
BGA Ball grid arrayBGA Ball grid array (controller(controllerpackage)package)
-
8/3/2019 Processor Presentation Editted
60/62
:-GA Land grid array:-GA Land grid array
SECC: Single edge contactSECC: Single edge contact
-
8/3/2019 Processor Presentation Editted
61/62
SECC:- Single edge contactSECC:- Single edge contactcartridgecartridge
Microprocessor was entirely covered with a black
plastic housing.
WIPROWIPRO:-:- Western Indian ProductWestern Indian Product
-
8/3/2019 Processor Presentation Editted
62/62
IBMIBM:-:- International BusinessInternational BusinessMachineMachine
DELLDELL:-:- Dell is the name of itsDell is the name of itsfounder(Michealfounder(Micheal
Dell)Dell)INTELINTEL:-:- Integrated ElectronicsIntegrated ElectronicsLGLG:-:- Lifes GoodLifes GoodINFOSYSINFOSYS:-:- Information systemInformation systemHPHP:-:- Hewlett PackardHewlett Packard
HCLHCL:-:- Hindustan Computers LimitedHindustan Computers Limited
AMDAMD:-:- Advance Micro DevicesAdvance Micro Devices